

FEATURES

- isoPower* integrated, isolated dc-to-dc converter
- Regulated 3.15 V to 5.25 V output
- Up to 150 mW output power
- 20-lead SSOP package with 5.3 mm creepage
- High temperature operation: 105°C
- High common-mode transient immunity: >25 kV/μs
- Safety and regulatory approvals
 - UL recognition (pending)
 - 3750 V rms for 1 minute per UL 1577
 - CSA Component Acceptance Notice #5A (pending)
 - VDE certificate of conformity (pending)
 - DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
 - $V_{IORM} = 849$ V peak

APPLICATIONS

- Power supply start-up bias and gate drives
- Isolated sensor interfaces
- Industrial PLCs

GENERAL DESCRIPTION

The ADuM6010¹ is an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *iCoupler*[®] technology, the dc-to-dc converter provides regulated, isolated power, adjustable between 3.15 V and 5.25 V. Input supply voltages can range from slightly below the required output to significantly higher. Popular combination and their associated power levels are shown in Table 1.

The *iCoupler* chip-scale transformer technology is used for isolated logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

isoPower uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 [Application Note](#) for board layout recommendations.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Table 1. Power Levels

| Input Voltage (V) | Output Voltage (V) | Output Power (mW) |
|-------------------|--------------------|-------------------|
| 5 | 5 | 150 |
| 5 | 3.3 | 100 |
| 3.3 | 3.3 | 100 |

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

TABLE OF CONTENTS

| | | | |
|--|---|--|----|
| Features | 1 | DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics | 7 |
| Applications..... | 1 | Recommended Operating Conditions | 7 |
| General Description | 1 | Absolute Maximum Ratings | 8 |
| Functional Block Diagram | 1 | ESD Caution..... | 8 |
| Revision History | 2 | Pin Configuration and Function Descriptions..... | 9 |
| Specifications..... | 3 | Truth Table | 9 |
| Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply..... | 3 | Typical Performance Characteristics | 10 |
| Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply..... | 4 | Applications Information | 10 |
| Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply..... | 5 | PCB Layout | 12 |
| Package Characteristics | 6 | Thermal Analysis | 13 |
| Regulatory Approvals..... | 6 | EMI Considerations | 13 |
| Insulation and Safety-Related Specifications | 6 | Insulation Lifetime | 13 |
| | | Outline Dimensions | 14 |
| | | Ordering Guide | 14 |

REVISION HISTORY

10/12—Revision 0: Initial Version

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DDP} = V_{ISO} = 5\text{ V}$, V_{SEL} resistor network: $R1 = 10\text{ k}\Omega$, $R2 = 30.9\text{ k}\Omega$. Minimum/maximum specifications apply over the entire recommended operation range which is $4.5\text{ V} \leq V_{DDP}$, V_{SEL} , $V_{ISO} \leq 5.5\text{ V}$, and $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15\text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 2. DC-to-DC Converter Static Specifications

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|----------------------------------|-------------------|-----|-----|-----|------------------------------|---|
| DC-TO-DC CONVERTER SUPPLY | | | | | | |
| Setpoint | V_{ISO} | | 5.0 | | V | $I_{ISO} = 15\text{ mA}$, $R1 = 10\text{ k}\Omega$, $R2 = 30.9\text{ k}\Omega$ |
| Thermal Coefficient | $V_{ISO} (TC)$ | | -44 | | $\mu\text{V}/^\circ\text{C}$ | |
| Line Regulation | $V_{ISO} (LINE)$ | | 20 | | mV/V | $I_{ISO} = 15\text{ mA}$, $V_{DDP} = 4.5\text{ V}$ to 5.5 V |
| Load Regulation | $V_{ISO} (LOAD)$ | | 1.3 | 3 | % | $I_{ISO} = 3\text{ mA}$ to 27 mA |
| Output Ripple | $V_{ISO} (RIP)$ | | 75 | | mV p-p | 20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F} 10\text{ }\mu\text{F}$, $I_{ISO} = 27\text{ mA}$ |
| Output Noise | $V_{ISO} (NOISE)$ | | 200 | | mV p-p | $C_{BO} = 0.1\text{ }\mu\text{F} 10\text{ }\mu\text{F}$, $I_{ISO} = 27\text{ mA}$ |
| Switching Frequency | f_{OSC} | | 125 | | MHz | |
| Pulse Width Modulation Frequency | f_{PWM} | | 600 | | kHz | |
| Output Supply | $I_{ISO} (MAX)$ | 30 | | | mA | $V_{ISO} > 4.5\text{ V}$ |
| Efficiency at $I_{ISO} (MAX)$ | | | 29 | | % | $I_{ISO} = 27\text{ mA}$ |
| I_{DDPr} No V_{ISO} Load | $I_{DD1} (Q)$ | | 6.8 | 12 | mA | |
| I_{DDPr} Full V_{ISO} Load | $I_{DD1} (MAX)$ | | 104 | | mA | |
| Thermal Shutdown | | | | | | |
| Shutdown Temperature | | | 154 | | $^\circ\text{C}$ | |
| Thermal Hysteresis | | | 10 | | $^\circ\text{C}$ | |

Table 3. Input and Output Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|----------------------------|------------|--------------|-------|--------------|---------------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V_{IH} | $0.7V_{DDP}$ | | | V | |
| Logic Low Input Threshold | V_{IL} | | | $0.3V_{DDP}$ | V | |
| Undervoltage Lockout | | | | | | V_{ISO} , V_{DDP} supply |
| Positive Going Threshold | V_{UV+} | | 2.7 | | V | |
| Negative Going Threshold | V_{UV-} | | 2.4 | | V | |
| Input Currents per Channel | I_{PDIS} | -10 | +0.01 | +10 | μA | $0\text{ V} \leq V_{PDIS} \leq V_{DDP}$ |

ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DDP} = V_{ISO} = 3.3\text{ V}$, V_{SEL} resistor network: $R1 = 10\text{ k}\Omega$, $R2 = 16.2\text{ k}\Omega$. Minimum/maximum specifications apply over the entire recommended operation range which is $3.0\text{ V} \leq V_{DDP}, V_{SEL}, V_{ISO} \leq 3.6\text{ V}$, and $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15\text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 4. DC-to-DC Converter Static Specifications

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|----------------------------------|-------------------|-----|-----|------|------------------------------|---|
| DC-TO-DC CONVERTER SUPPLY | | | | | | |
| Setpoint | V_{ISO} | | 3.3 | | V | $I_{ISO} = 10\text{ mA}$, $R1 = 10\text{ k}\Omega$, $R2 = 16.9\text{ k}\Omega$ |
| Thermal Coefficient | $V_{ISO} (TC)$ | | -26 | | $\mu\text{V}/^\circ\text{C}$ | $I_{ISO} = 20\text{ mA}$ |
| Line Regulation | $V_{ISO} (LINE)$ | | 20 | | mV/V | $I_{ISO} = 10\text{ mA}$, $V_{DDP} = 3.0\text{ V to } 3.6\text{ V}$ |
| Load Regulation | $V_{ISO} (LOAD)$ | | 1.3 | 3 | % | $I_{ISO} = 2\text{ mA to } 18\text{ mA}$ |
| Output Ripple | $V_{ISO} (RIP)$ | | 50 | | mV p-p | 20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F} 10\text{ }\mu\text{F}$, $I_{ISO} = 18\text{ mA}$ |
| Output Noise | $V_{ISO} (NOISE)$ | | 130 | | mV p-p | $C_{BO} = 0.1\text{ }\mu\text{F} 10\text{ }\mu\text{F}$, $I_{ISO} = 18\text{ mA}$ |
| Switching Frequency | f_{OSC} | | 125 | | MHz | |
| Pulse Width Modulation Frequency | f_{PWM} | | 600 | | kHz | |
| Output Supply | $I_{ISO} (MAX)$ | 20 | | | mA | $3.6\text{ V} > V_{ISO} > 3\text{ V}$ |
| Efficiency at $I_{ISO} (MAX)$ | | | 27 | | % | $I_{ISO} = 18\text{ mA}$ |
| I_{DD1} , No V_{ISO} Load | $I_{DD1} (Q)$ | | 3.3 | 10.5 | mA | |
| I_{DD1} , Full V_{ISO} Load | $I_{DD1} (MAX)$ | | 77 | | mA | |
| Thermal Shutdown | | | | | | |
| Shutdown Temperature | | | 154 | | $^\circ\text{C}$ | |
| Thermal Hysteresis | | | 10 | | $^\circ\text{C}$ | |

Table 5. Input and Output Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|----------------------------|------------|--------------------------------|-------|-----|---------------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V_{IH} | $0.7 V_{ISO}$ or $0.7 V_{DDP}$ | | | V | V_{DDP} supply |
| Logic Low Input Threshold | V_{IL} | | | | V | |
| Undervoltage Lockout | | | | | | |
| Positive Going Threshold | V_{UV+} | | 2.7 | | V | |
| Negative Going Threshold | V_{UV-} | | 2.4 | | V | |
| Input Currents per Channel | I_{PDIS} | -10 | +0.01 | +10 | μA | $0\text{ V} \leq V_{PDIS} \leq V_{DDP}$ |

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DDP} = 5.0\text{ V}$, $V_{ISO} = 3.3\text{ V}$, V_{SEL} resistor network: $R1 = 10\text{ k}\Omega$, $R2 = 16.2\text{ k}\Omega$. Minimum/maximum specifications apply over the entire recommended operation range which is $4.5\text{ V} \leq V_{DDP} \leq 5.5\text{ V}$, $3.0\text{ V} \leq V_{ISO} \leq 3.6\text{ V}$, and $-40^\circ\text{C} \leq T_A \leq +105^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15\text{ pF}$ and CMOS signal levels, unless otherwise noted.

Table 6. DC-to-DC Converter Static Specifications

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|----------------------------------|------------------|-----|-----|-----|------------------------------|---|
| DC-TO-DC CONVERTER SUPPLY | | | | | | |
| Setpoint | V_{ISO} | | 3.3 | | V | $I_{ISO} = 15\text{ mA}$, $R1 = 10\text{ k}\Omega$, $R2 = 16.9\text{ k}\Omega$ |
| Thermal Coefficient | $V_{ISO(TC)}$ | | -26 | | $\mu\text{V}/^\circ\text{C}$ | |
| Line Regulation | $V_{ISO(LINE)}$ | | 20 | | mV/V | $I_{ISO} = 15\text{ mA}$, $V_{DD1} = 4.5\text{ V to } 5.5\text{ V}$ |
| Load Regulation | $V_{ISO(LOAD)}$ | | 1.3 | 3 | % | $I_{ISO} = 3\text{ mA to } 27\text{ mA}$ |
| Output Ripple | $V_{ISO(RIP)}$ | | 50 | | mV p-p | 20 MHz bandwidth, $C_{BO} = 0.1\text{ }\mu\text{F} 10\text{ }\mu\text{F}$, $I_{ISO} = 27\text{ mA}$ |
| Output Noise | $V_{ISO(NOISE)}$ | | 130 | | mV p-p | $C_{BO} = 0.1\text{ }\mu\text{F} 10\text{ }\mu\text{F}$, $I_{ISO} = 27\text{ mA}$ |
| Switching Frequency | f_{OSC} | | 125 | | MHz | |
| Pulse Width Modulation Frequency | f_{PWM} | | 600 | | kHz | |
| Output Supply | $I_{ISO(MAX)}$ | 30 | | | mA | $3.6\text{ V} > V_{ISO} > 3\text{ V}$ |
| Efficiency at $I_{ISO(MAX)}$ | | | 24 | | % | $I_{ISO} = 27\text{ mA}$ |
| I_{DD1} , No V_{ISO} Load | $I_{DD1(Q)}$ | | 3.2 | 8 | mA | |
| I_{DD1} , Full V_{ISO} Load | $I_{DD1(MAX)}$ | | 85 | | mA | |
| Thermal Shutdown | | | | | | |
| Shutdown Temperature | | | 154 | | $^\circ\text{C}$ | |
| Thermal Hysteresis | | | 10 | | $^\circ\text{C}$ | |

Table 7. Input and Output Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|----------------------------|------------|--------------|-------|--------------|---------------|---|
| DC SPECIFICATIONS | | | | | | |
| Logic High Input Threshold | V_{IH} | $0.7V_{DDP}$ | | | V | |
| Logic Low Input Threshold | V_{IL} | | | $0.3V_{DDP}$ | V | |
| Undervoltage Lockout | | | | | | V_{ISO}, V_{DDP} supply |
| Positive Going Threshold | V_{UV+} | | 2.7 | | V | |
| Negative Going Threshold | V_{UV-} | | 2.4 | | V | |
| Input Currents per Channel | I_{PDIS} | -10 | +0.01 | +10 | μA | $0\text{ V} \leq V_{PDIS} \leq V_{DDP}$ |

PACKAGE CHARACTERISTICS

Table 8. Thermal and Isolation Characteristics

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
|--|---------------|-----|------------------|-----|-----------------------------|--|
| Resistance (Input to Output) ¹ | R_{I-O} | | 10 ¹² | | Ω | |
| Capacitance (Input to Output) ¹ | C_{I-O} | | 2.2 | | pF | f = 1 MHz |
| Input Capacitance ² | C_i | | 4.0 | | pF | |
| IC Junction-to-Ambient Thermal Resistance | θ_{JA} | | 50 | | $^{\circ}\text{C}/\text{W}$ | Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces ³ |

¹ The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together; and Pin 11 through Pin 20 are shorted together.

² Input capacitance is from any input data pin to ground.

³ See the Thermal Analysis section for thermal model definitions.

REGULATORY APPROVALS

Table 9.

| UL (Pending) ¹ | CSA (Pending) | VDE (Pending) ² |
|---|---|--|
| Recognized under 1577 component recognition program ¹ Single protection, 3750 V rms isolation voltage File E214100 | Approved under CSA Component Acceptance Notice #5A Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 265 V rms (375 V peak) maximum working voltage File 205078 | Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ² Reinforced insulation, 849 V peak File 2471900-4880-0001 |

¹ In accordance with UL 1577, each ADuM6010 is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second (current leakage detection limit = 10 μA).

² In accordance with DIN V VDE V 0884-10, each ADuM6010 is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 10. Critical Safety-Related Dimensions and Material Properties

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage | | 3750 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 5.3 | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 5.3 | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | | 0.022 min | mm | Distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >400 | V | DIN IEC 112/VDE 0303, Part 1 |
| Isolation Group | | II | | Material group (DIN VDE 0110, 1/89, Table 1) |

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 11. VDE Characteristics

| Description | Test Conditions/Comments | Symbol | Characteristic | Unit |
|---|--|-------------|--------------------------------|--------|
| Installation Classification per DIN VDE 0110 For Rated Mains Voltage ≤ 150 V rms For Rated Mains Voltage ≤ 300 V rms For Rated Mains Voltage ≤ 400 V rms | | | I to IV I to IV I to III | |
| Climatic Classification | | | 40/105/21 | |
| Pollution Degree per DIN VDE 0110, Table 1 | | | 2 | |
| Maximum Working Insulation Voltage | | V_{IORM} | 849 | V peak |
| Input-to-Output Test Voltage, Method b1 | $V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 1592 | V peak |
| Input-to-Output Test Voltage, Method a After Environmental Tests Subgroup 1 | $V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 1273 | V peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC | $V_{pd(m)}$ | 1018 | V peak |
| Highest Allowable Overvoltage | | V_{IOTM} | 5300 | V peak |
| Withstand Isolation Voltage | 1 minute withstand rating | V_{ISO} | 3750 | V rms |
| Surge Isolation Voltage | | V_{IOSM} | 6000 | V peak |
| Safety Limiting Values | Maximum value allowed in the event of a failure (see Figure 2) | T_s | 150 | °C |
| Case Temperature | | I_{S1} | 2.5 | W |
| Safety Total Dissipated Power | | R_s | >10 ⁹ | Ω |
| Insulation Resistance at T_s | $V_{IO} = 500$ V | | | |




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

RECOMMENDED OPERATING CONDITIONS

Table 12.

| Parameter | Symbol | Min | Max | Unit |
|------------------------------------|----------|-----|------|------|
| Operating Temperature ¹ | T_A | -40 | +105 | °C |
| Supply Voltages ² | | | | |
| V_{DD1} at $V_{SEL} = 0$ V | V_{DD} | 3.0 | 5.5 | V |
| V_{DD1} at $V_{SEL} = V_{ISO}$ | | 4.5 | 5.5 | V |

¹ Operation at 105°C requires reduction of the maximum load current as specified in Table 13.

² Each voltage is relative to its respective ground.

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 13.

| Parameter | Rating |
|---|--|
| Storage Temperature (T_{ST}) | -55°C to +150°C |
| Ambient Operating Temperature (T_A) | -40°C to +105°C |
| Supply Voltages (V_{DDP} , V_{ISO}) ¹ | -0.5 V to +7.0 V |
| V_{ISO} Supply Current ² $T_A = -40^\circ\text{C to } +105^\circ\text{C}$ | 30 mA |
| Input Voltage (PDIS, V_{SEL}) ^{1,3} | -0.5 V to $V_{DD} + 0.5\text{ V}$ |
| Common-Mode Transients ⁴ | -100 kV/ μs to +100 kV/ μs |

¹ All voltages are relative to their respective ground.

² The V_{ISO} provides current for dc and dynamic loads on the V_{ISO} I/O channels. This current must be included when determining the total V_{ISO} supply current.

³ V_{DD} can be either V_{DDP} or V_{ISO} depending on whether the input is on the primary or secondary side of the part respectively.

⁴ Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 14. Maximum Continuous Working Voltage Supporting 50-Year Minimum Lifetime¹

| Parameter | Max | Unit | Applicable Certification |
|-------------------|-----|--------|---------------------------------------|
| AC Voltage | | | |
| Bipolar Waveform | 560 | V peak | All certifications, 50-year operation |
| Unipolar Waveform | 560 | V peak | |
| DC Voltage | | | |
| DC Peak Voltage | 560 | V peak | |


¹ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. PINS LABELED NC CAN BE ALLOWED TO FLOAT, BUT IT IS BETTER TO CONNECT THESE PINS TO GROUND. AVOID ROUTING HIGH SPEED SIGNALS THROUGH THESE PINS BECAUSE NOISE COUPLING MAY RESULT.

Figure 3. Pin Configuration

Table 15. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
|----------------------------|--------------------|---|
| 1, 3, 4, 7, 14, 17, 18, 20 | NC | This pin is not connected internally (see Figure 3). |
| 2, 5, 6, 10 | GND _p | Ground 1. Ground reference for isolator primary. Pin 2 and Pin 10 are internally connected, and it is recommended that all pins be connected to a common ground. |
| 8 | PDIS | Power Disable. When this pin is tied to GND _p , the power converter is active; when a logic high voltage is applied, the power supply enters a low power standby mode. |
| 9 | V _{DDP} | Primary Supply Voltage, 3.0 V to 5.5 V. |
| 11, 15, 16, 19 | GND _{ISO} | Ground Reference for Isolator Side 2. Pin 19 and Pin 11 are internally connected, and it is recommended that all pins be connected to a common ground. |
| 12 | V _{ISO} | Secondary Supply Voltage Output for External Loads, 3.15 V to 5.5 V depending on voltage divider connected to V _{SEL} . |
| 13 | V _{SEL} | Output Voltage select input. A voltage divider attached to this pin between V _{ISO} and GND _{ISO} determines the value of V _{ISO} , see Equation 1. |

TRUTH TABLE

Table 16. Truth Table (Positive Logic)

| V _{DDP} (V) | V _{SEL} Input | PDIS Input | V _{ISO} Output (V) | Notes |
|----------------------|--------------------------|------------|-----------------------------|-------------------------------|
| 5 | R1 = 30.9 kΩ, R2 = 10 kΩ | Low | 5 | Configuration not recommended |
| 5 | R1 = 30.9 kΩ, R2 = 10 kΩ | High | 0 | |
| 3.3 | R1 = 16.9 kΩ, R2 = 10 kΩ | Low | 3.3 | |
| 3.3 | R1 = 16.9 kΩ, R2 = 10 kΩ | High | 0 | |
| 5 | R1 = 16.9 kΩ, R2 = 10 kΩ | Low | 3.3 | |
| 5 | R1 = 16.9 kΩ, R2 = 10 kΩ | High | 0 | |
| 3.3 | R1 = 30.9 kΩ, R2 = 10 kΩ | Low | 5 | |
| 3.3 | R1 = 30.9 kΩ, R2 = 10 kΩ | High | 0 | |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Typical Power Supply Efficiency at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 7. Typical Short-Circuit Input Current and Power vs. V_{DDP} Supply Voltage




Figure 5. Typical Total Power Dissipation vs. I_{ISO}




Figure 8. Typical V_{ISO} Transient Load Response, 5 V Input, 5 V Output, 10% to 90% Load Step




Figure 6. Typical Isolated Output Supply Current, I_{ISO} , as a Function of External Load, at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 9. Typical Transient Load Response, 3.3 V Input 3.3 V Output, 10% to 90% Load Step




Figure 10. Typical Transient Load Response, 5 V Input, 3.3 V Output, 10% to 90% Load Step




Figure 11. Typical $V_{ISO} = 5\text{ V}$ Output Voltage Ripple at 90% Load




Figure 12. Typical $V_{ISO} = 3.3\text{ V}$ Output Voltage Ripple at 90% Load




Figure 13. Relationship Between Output Voltage and Required Input Voltage, Under Load, to Maintain $>80\%$ Duty Factor in the PWM




Figure 14. Power Dissipation with a 30 mA Load vs. Temperature




Figure 15. Power Dissipation with a 20 mA Load vs. Temperature

APPLICATIONS INFORMATION

The dc-to-dc converter section of the **ADuM6010** works on principles that are common to most modern power supplies. It has split controller architecture with isolated pulse-width modulation (PWM) feedback. V_{DDP} power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to a value between 3.15 V and 5.25 V depending on the setpoint supplied by an external voltage divider (see Equation 1). The secondary (V_{ISO}) side controller regulates the output by creating a PWM control signal that is sent to the primary (V_{DDP}) side by a dedicated *iCoupler* data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

$$V_{ISO} = 1.25 V \frac{(R1 + R2)}{R1} \quad (1)$$

where:

$R1$ is a resistor between V_{SEL} and GND_{ISO} .

$R2$ is a resistor between V_{SEL} and V_{ISO} .

Because the output voltage can be adjusted continuously there are an infinite number of operating conditions. This data sheet addresses three discrete operating conditions in the Specifications tables. Many other combinations of input and output voltage are possible; Figure 13 depicts the supported voltage combinations at room temperature. Figure 13 was generated by fixing the V_{ISO} load and decreasing the input voltage until the PWM was at 80% duty cycle. Each of the curves represents the minimum input voltage that is required for operation under this criterion. For example, if the application requires 30 mA of output current at 5 V, the minimum input voltage at V_{DDP} is 4.25 V. Figure 13 also illustrates why the $V_{DDP} = 3.3$ V input and $V_{ISO} = 5$ V configuration is not recommended. Even at 10 mA of output current, the PWM cannot maintain less than 80% duty factor, leaving no margin to support load or temperature variations.

Typically, the **ADuM6010** dissipates about 17% more power between room temperature and maximum temperature; therefore, the 20% PWM margin covers temperature variations.

The **ADuM6010** implements undervoltage lockout (UVLO) with hysteresis on the primary and secondary sides I/O pins as well as the V_{DDP} power input. This feature ensures that the converter does not go into oscillation due to noisy input power or slow power-on ramp rates.

PCB LAYOUT

The **ADuM6010** digital isolator, with a 0.15 W *isoPower* integrated dc-to-dc converter, requires no external interface circuitry for the logic interfaces. Power supply bypassing with a low ESR capacitor is required as close to the chip pads as possible. The *isoPower* inputs require several passive components to bypass

the power effectively as well as to set the output voltage and to bypass the core voltage regulator (see Figure 16 through Figure 18).




Figure 16. V_{DDP} Bias and Bypass Components




Figure 17. V_{ISO} Bias and Bypass Components

The power supply section of the **ADuM6010** uses a 125 MHz oscillator frequency to efficiently pass power through its chip-scale transformers. Bypass capacitors must do more than one job and must be chosen carefully. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value bulk capacitor. These capacitors are most conveniently connected between Pin 9 and Pin 10 for V_{DDP} and between Pin 11 and Pin 12 for V_{ISO} . To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 µF and 10 µF for V_{DDP} . The smaller capacitor must have a low ESR; for example, use of an NPO or X5R ceramic capacitor is advised. Ceramic capacitors are also recommended for the 10 mF bulk capacitance. An additional 10 nF capacitor can be added in parallel if further EMI/EMC control is desired.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm.




Figure 18. Recommended PCB Layout

In applications involving high common-mode transients, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 13, and thereby leading to latch-up and/or permanent damage.

THERMAL ANALYSIS

The ADuM6010 consist of two internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the chip is treated as a thermal unit, with the highest junction temperature reflected in the θ_{JA} from Table 8. The value of θ_{JA} is based on measurements taken with the parts mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM6010 can operate at full load across the full temperature range without derating the output current.

Power dissipation in the part varies with ambient temperature due to the characteristics of the switching and rectification elements. Figure 14 and Figure 15 show the relationship between total power dissipation at two load conditions and ambient temperature. This information can be used to determine the junction temperature at various operating conditions to ensure that the part does not go into thermal shutdown unexpectedly.

EMI CONSIDERATIONS

The dc-to-dc converter section of the ADuM6010 components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See the AN-0971 Application Note at www.analog.com for the most current PCB layout recommendations for the ADuM6010.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM6010.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 14 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the

working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the ADuM6010 depends on the voltage waveform type imposed across the isolation barrier. The iCoupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 19, Figure 20, and Figure 21 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 20 or Figure 21 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed in Table 14.




Figure 19. Bipolar AC Waveform





Figure 20. DC Waveform



NOTES
1. THE VOLTAGE IS SHOWN AS SINUSOIDAL FOR ILLUSTRATION PURPOSES ONLY. IT IS MEANT TO REPRESENT ANY VOLTAGE WAVEFORM VARYING BETWEEN 0V AND SOME LIMITING VALUE. THE LIMITING VALUE CAN BE POSITIVE OR NEGATIVE, BUT THE VOLTAGE CANNOT CROSS 0V.

Figure 21. Unipolar AC Waveform

OUTLINE DIMENSIONS




Figure 22. 20-Lead Shrink Small Outline Package [SSOP] (RS-20)
 Dimensions shown in millimeters

ORDERING GUIDE

| Model ^{1,2} | Temperature Range | Package Description | Package Option |
|----------------------|-------------------|---------------------|----------------|
| ADuM6010ARSZ | -40°C to +105°C | 20-Lead SSOP | RS-20 |
| ADuM6010ARSZ-RL7 | -40°C to +105°C | 20-Lead SSOP | RS-20 |

¹ Tape and reel are available. The addition of an RL suffix designates a 7" tape and reel option.

² Z = RoHS Compliant Part.

NOTES

NOTES