

Data Sheet

FEATURES

isoPower integrated, isolated dc-to-dc converter Regulated 3.15 V to 5.25 V output Up to 150 mW output power 20-lead SSOP package with 5.3 mm creepage High temperature operation: 105°C High common-mode transient immunity: >25 kV/µs Safety and regulatory approvals UL recognition (pending) 2500 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A (pending) VDE certificate of conformity (pending) DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 V_{IORM} = 560 V peak

APPLICATIONS

Power supply start-up bias and gate drives Isolated sensor interfaces Industrial PLCs

GENERAL DESCRIPTION

The ADuM5010¹ is an integrated, isolated dc-to-dc converter. Based on the Analog Devices, Inc., *i*Coupler[®] technology, the dc-to-dc converter provides regulated, isolated power, adjustable between 3.15 V and 5.25 V. Input supply voltages can range from slightly below the required output to significantly higher. Popular combinations and their associated power levels are shown in Table 1.

The *i*Coupler chip-scale transformer technology is used for isolated logic signals and for the magnetic components of the dc-to-dc converter. The result is a small form factor, total isolation solution.

*iso*Power uses high frequency switching elements to transfer power through its transformer. Special care must be taken during printed circuit board (PCB) layout to meet emissions standards. See the AN-0971 Application Note for board layout recommendations.

Integrated DC-to-DC Converter

ADuM5010

FUNCTIONAL BLOCK DIAGRAM




Table	1.	Power	Levels
-------	----	-------	--------

Input Voltage (V)	Output Voltage (V)	Output Power (mW)
5	5	150
5	3.3	100
3.3	3.3	66

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

Rev. 0

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features 1
Applications1
General Description1
Functional Block Diagram1
Revision History 2
Specifications
Electrical Characteristics—5 V Primary Input Supply/5 V Secondary Isolated Supply
Electrical Characteristics—3.3 V Primary Input Supply/3.3 V Secondary Isolated Supply
Electrical Characteristics—5 V Primary Input Supply/3.3 V Secondary Isolated Supply
Package Characteristics 6
Regulatory Approvals6
Insulation and Safety-Related Specifications

REVISION HISTORY

10/12—Revision 0: Initial Version

7
7
8
8
9
9
10
12
12
13
13
13
14
14

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/5 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DDP} = V_{ISO} = 5$ V, V_{SEL} resistor network: R1 = 10 k Ω , R2 = 30.9 k Ω . Minimum/maximum specifications apply over the entire recommended operation range which is 4.5 V $\leq V_{DDP}$, V_{SEL} , $V_{ISO} \leq 5.5$ V, and -40° C $\leq T_A \leq +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}		5.0		V	$I_{ISO} = 15 \text{ mA}, \text{R1} = 10 \text{ k}\Omega, \text{R2} = 30.9 \text{ k}\Omega$
Thermal Coefficient	V _{ISO (TC)}		-44		μV/°C	
Line Regulation	VISO (LINE)		20		mV/V	$I_{ISO} = 15 \text{ mA}, V_{DDP} = 4.5 \text{ V to } 5.5 \text{ V}$
Load Regulation	VISO (LOAD)		1.3	3	%	$I_{ISO} = 3 \text{ mA to } 27 \text{ mA}$
Output Ripple	VISO (RIP)		75		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 27 \ mA$
Output Noise	VISO (NOISE)		200		mV p-p	$C_{BO} = 0.1 \mu\text{F} 10 \mu\text{F}, I_{ISO} = 27 \text{mA}$
Switching Frequency	f osc		125		MHz	
Pulse Width Modulation Frequency	f _{PWM}		600		kHz	
Output Supply	IISO (MAX)	30			mA	V _{ISO} > 4.5 V
Efficiency at I _{ISO (MAX)}			29		%	$I_{ISO} = 27 \text{ mA}$
I _{DDP} , No V _{ISO} Load	I _{DD1 (Q)}		6.8	12	mA	
I _{DDP} , Full V _{ISO} Load	IDD1 (MAX)		104		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

Table 2. DC-to-DC Converter Static Specifications

Table 3. Input and Output Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	V _{IH}	0.7 V _{DDP}			V	
Logic Low Input Threshold	V _{IL}			0.3 V _{DDP}	V	
Undervoltage Lockout						V _{ISO} , V _{DDP} supply
Positive Going Threshold	V _{UV+}		2.7		V	
Negative Going Threshold	V _{UV-}		2.4		V	
Input Currents per Channel	I _{PDIS}	-10	+0.01	+10	μΑ	$0 V \le V_{PDIS} \le V_{DDP}$

ELECTRICAL CHARACTERISTICS—3.3 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DDP} = V_{ISO} = 3.3$ V, V_{SEL} resistor network: R1 = 10 k Ω , R2 = 16.9 k Ω . Minimum/maximum specifications apply over the entire recommended operation range which is 3.0 V $\leq V_{DDP}$, V_{SEL} , $V_{ISO} \leq 3.6$ V, and -40° C $\leq T_A \leq +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}		3.3		V	$I_{ISO} = 10 \text{ mA}, \text{R1} = 10 \text{ k}\Omega, \text{R2} = 16.9 \text{ k}\Omega$
Thermal Coefficient	V _{ISO (TC)}		-26		μV/°C	I _{ISO} = 20mA
Line Regulation	VISO (LINE)		20		mV/V	$I_{ISO} = 10 \text{ mA}, V_{DDP} = 3.0 \text{ V to } 3.6 \text{ V}$
Load Regulation	VISO (LOAD)		1.3	3	%	$I_{ISO} = 2 \text{ mA to } 18 \text{ mA}$
Output Ripple	VISO (RIP)		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F \parallel 10 \ \mu F$, $I_{ISO} = 18 \ mA$
Output Noise	VISO (NOISE)		130		mV p-p	$C_{BO} = 0.1 \ \mu F \ 10 \ \mu F$, $I_{ISO} = 18 \ mA$
Switching Frequency	f _{osc}		125		MHz	
Pulse Width Modulation Frequency	f _{PWM}		600		kHz	
Output Supply	IISO (MAX)	20			mA	$3.6 \text{ V} > \text{V}_{\text{ISO}} > 3 \text{ V}$
Efficiency at I _{ISO (MAX)}			27		%	$I_{ISO} = 18 \text{ mA}$
I _{DD1} , No V _{ISO} Load	I _{DD1 (Q)}		3.3	10.5	mA	
I _{DD1} , Full V _{ISO} Load	IDD1 (MAX)		77		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

Table 4. DC-to-DC Converter Static Specifications

Table 5. Input and Output Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	V _{IH}	0.7 V _{DDP}			V	
Logic Low Input Threshold	V			0.3 V _{DDP}	V	
Undervoltage Lockout						V _{DDP} supply
Positive Going Threshold	V _{UV+}		2.7		V	
Negative Going Threshold	V _{UV-}		2.4		V	
Input Currents per Channel	I _{PDIS}	-10	+0.01	+10	μA	$0 V \le V_{PDIS} \le V_{DDP}$

ELECTRICAL CHARACTERISTICS—5 V PRIMARY INPUT SUPPLY/3.3 V SECONDARY ISOLATED SUPPLY

All typical specifications are at $T_A = 25^{\circ}$ C, $V_{DDP} = 5.0$ V, $V_{ISO} = 3.3$ V, V_{SEL} resistor network: R1 = 10 k Ω , R2 = 16.9 k Ω . Minimum/maximum specifications apply over the entire recommended operation range which is 4.5 V $\leq V_{DDP} \leq 5.5$ V, 3.0 V $\leq V_{ISO} \leq 3.6$ V, and -40° C $\leq T_A \leq +105^{\circ}$ C, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC-TO-DC CONVERTER SUPPLY						
Setpoint	V _{ISO}		3.3		V	I_{ISO} = 15 mA, R1 = 10 kΩ, R2 = 16.9 kΩ
Thermal Coefficient	V _{ISO (TC)}		-26		μV/°C	
Line Regulation	VISO (LINE)		20		mV/V	$I_{ISO} = 15 \text{ mA}, V_{DD1} = 4.5 \text{ V}$ to 5.5 V
Load Regulation	VISO (LOAD)		1.3	3	%	I _{ISO} = 3 mA to 27 mA
Output Ripple	V _{ISO (RIP)}		50		mV p-p	20 MHz bandwidth, $C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 27 \ mA$
Output Noise	VISO (NOISE)		130		mV p-p	$C_{BO} = 0.1 \ \mu F 10 \ \mu F$, $I_{ISO} = 27 \ mA$
Switching Frequency	f _{osc}		125		MHz	
Pulse Width Modulation Frequency	f _{PWM}		600		kHz	
Output Supply	IISO (MAX)	30			mA	$3.6 \text{ V} > \text{V}_{\text{ISO}} > 3 \text{ V}$
Efficiency at I _{ISO (MAX)}			24		%	$I_{ISO} = 27 \text{ mA}$
I _{DD1} , No V _{ISO} Load	I _{DD1 (Q)}		3.2	8	mA	
I _{DD1} , Full V _{ISO} Load	IDD1 (MAX)		85		mA	
Thermal Shutdown						
Shutdown Temperature			154		°C	
Thermal Hysteresis			10		°C	

Table 6. DC-to-DC Converter Static Specifications

Table 7. Input and Output Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
Logic High Input Threshold	V _{IH}	0.7 V _{DDP}			V	
Logic Low Input Threshold	V _{IL}			0.3 V _{DDP}	V	
Undervoltage Lockout						V _{ISO} , V _{DDP} supply
Positive Going Threshold	V _{UV+}		2.7		V	
Negative Going Threshold	V _{UV-}		2.4		V	
Input Currents per Channel	I _{PDIS}	-10	+0.01	+10	μΑ	$0 V \le V_{PDIS} \le V_{DDP}$

PACKAGE CHARACTERISTICS

Table 8. Thermal and Isolation Characteristics

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	RI-O		10 ¹²		Ω	
Capacitance (Input to Output) ¹	CI-O		2.2		рF	f = 1 MHz
Input Capacitance ²	Cı		4.0		рF	
IC Junction-to-Ambient Thermal Resistance	ALθ		50		°C/W	Thermocouple located at center of package underside, test conducted on 4-layer board with thin traces ³

¹ The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together; and Pin 11 through Pin 20 are shorted together.

² Input capacitance is from any input data pin to ground.

³ See the Thermal Analysis section for thermal model definitions.

REGULATORY APPROVALS

Table 9.

UL (Pending) ¹	CSA (Pending)	VDE (Pending) ²
Recognized under 1577 component recognition program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 ²
Single protection, 2500 V rms isolation voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM5010 is proof tested by applying an insulation test voltage \geq 3000 V rms for 1 second (current leakage detection limit = 10 µA).

² In accordance with DIN V VDE V 0884-10, ADuM5010 is proof tested by applying an insulation test voltage ≥1590 V peak for 1 second (partial discharge detection limit = 5 pC). The * marking branded on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 10. Critical Safety-Related Dimensions and Material Properties

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	5.3	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	5.3	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.022 min	mm	Distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Isolation Group		II		Material group (DIN VDE 0110, 1/89, Table 1)

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by the protective circuits. The asterisk (*) marking on packages denotes DIN V VDE V 0884-10 approval.

Table 11. VDE Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input-to-Output Test Voltage, Method b1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1050	V peak
Input-to-Output Test Voltage, Method a				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}, t_{ini} = 60 \text{ sec}, t_m = 10 \text{ sec},$ partial discharge < 5 pC	$V_{pd(m)}$	840	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}, t_{ini} = 60 \text{ sec}, t_m = 10 \text{ sec},$ partial discharge < 5 pC	$V_{pd(m)}$	672	V peak
Highest Allowable Overvoltage		V _{IOTM}	3535	V peak
Surge Isolation Voltage	$V_{IOSM(TEST)} = 10$ kV, 1.2 µs rise time, 50 µs, 50% fall time	VIOSM	4000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure			
Case Temperature	(see Figure 2)	Ts	150	°C
Safety Total Dissipated Power		I _{s1}	2.5	W
Insulation Resistance at T _s	V _{IO} = 500 V	Rs	>109	Ω




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

0978-002

RECOMMENDED OPERATING CONDITIONS

Table 12.					
Parameter	Symbol	Min	Max	Unit	
Operating Temperature ¹	T _A	-40	+105	°C	
Supply Voltages ²					
V_{DD1} at $V_{SEL} = 0 V$	V _{DD}	3.0	5.5	V	
V_{DD1} at $V_{SEL} = V_{ISO}$		4.5	5.5	V	

¹ Operation at 105°C requires reduction of the maximum load current as specified in Table 13.

² Each voltage is relative to its respective ground.

Data Sheet

ABSOLUTE MAXIMUM RATINGS

Ambient temperature = 25°C, unless otherwise noted.

Table 13.

Parameter	Rating	
Storage Temperature (T _{ST})	-55°C to +150°C	
Ambient Operating Temperature (T _A)	-40°C to +105°C	
Supply Voltages (V _{DDP} , V _{ISO}) ¹	–0.5 V to +7.0 V	
V _{ISO} Supply Current ²		
$T_A = -40^{\circ}C \text{ to } +105^{\circ}C$	30 mA	
Input Voltage (PDIS, V _{SEL}) ^{1, 3}	-0.5 V to V _{DD} + 0.5 V	
Common-Mode Transients ⁴	–100 kV/µs to +100 kV/µs	

¹ All voltages are relative to their respective ground.

 2 The V_{ISO} provides current for dc and dynamic loads on the V_{ISO} I/O channels. This current must be included when determining the total V_{ISO} supply current.

 3 V_{DD} can be either V_{DDP} or V_{ISO} depending on the whether the input is on the primary or secondary side of the part respectively.

⁴ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 14. Maximum Continuous Working VoltageSupporting 50-Year Minimum Lifetime1

Parameter	Max	Unit	Applicable Certification
AC Voltage			
Bipolar Waveform	560	V peak	All certifications,
Unipolar Waveform	560	V peak	50-year operation
DC Voltage	500	vpcuk	
DC Peak Voltage	560	V peak	

¹ Refers to the continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 15. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 3, 4, 7, 14, 17, 18, 20	NC	This pin is not connected internally (see Figure 3).
2, 5, 6, 10	GND _P	Ground 1. Ground reference for isolator primary. Pin 2 and Pin 10 are internally connected, and it is recommended that all pins be connected to a common ground.
8	PDIS	Power Disable. When this pin is tied to GND _p the power converter is active; when a logic high voltage is applied, the power supply enters a low power standby mode.
9	V _{DDP}	Primary Supply Voltage, 3.0 V to 5.5 V.
11, 15, 16, 19	GND _{ISO}	Ground Reference for Isolator Side 2. Pin 19 and Pin 11 are internally connected, and it is recommended that all pins be connected to a common ground.
12	V _{ISO}	Secondary Supply Voltage Output for External Loads, 3.15 V to 5.5 V depending on voltage divider connected to V_{SEL} .
13	V_{SEL}	Output Voltage select input. A voltage divider attached to this pin between V_{ISO} and GND_{ISO} determines the value of V_{ISO} , see Equation 1.

TRUTH TABLE

Table 16. Truth Table (Positive Logic)

V _{DDP} (V)	V _{SEL} Input	PDIS Input	V _{ISO} Output (V)	Notes
5	R1 = 30.9 kΩ, $R2 = 10 kΩ$	Low	5	
5	$R1 = 30.9 \text{ k}\Omega, R2 = 10 \text{ k}\Omega$	High	0	
3.3	$R1 = 16.9 \text{ k}\Omega, R2 = 10 \text{ k}\Omega$	Low	3.3	
3.3	$R1 = 16.9 \text{ k}\Omega, R2 = 10 \text{ k}\Omega$	High	0	
5	$R1 = 16.9 \text{ k}\Omega, R2 = 10 \text{ k}\Omega$	Low	3.3	
5	$R1 = 16.9 \text{ k}\Omega, R2 = 10 \text{ k}\Omega$	High	0	
3.3	R1 = 30.9 kΩ, R2 = 10 kΩ	Low	5	Configuration not recommended
3.3	$R1 = 30.9 \text{ k}\Omega$, $R2 = 10 \text{ k}\Omega$	High	0	

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Typical Power Supply Efficiency at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 5. Typical Total Power Dissipation vs. I_{ISO}




Figure 6. Typical Isolated Output Supply Current, I_{ISO}, as a Function of External Load, at 5 V/5 V, 5 V/3.3 V, and 3.3 V/3.3 V




Figure 7. Typical Short-Circuit Input Current and Power vs. VDDP Supply Voltage




Figure 8. Typical V_{ISO} Transient Load Response, 5 V Output, 10% to 90% Load Step




Figure 9. Typical Transient Load Response, 3.3 V Input, 3.3 V Output, 10% to 90% Load Step




Figure 10. Typical Transient Load Response, 5 V Input, 3.3 V Output, 10% to 90% Load Step




Figure 11. Typical V_{ISO} = 5 V Output Voltage Ripple at 90% Load




Figure 12. Typical $V_{ISO} = 3.3$ V Output Voltage Ripple at 90% Load




Figure 13. Relationship Between Output Voltage and Required Input Voltage, Under Load, to Maintain >80% Duty Factor in the PWM




Figure 14. Power Dissipation with a 30 mA Load vs. Temperature




Figure 15. Power Dissipation with a 20 mA Load vs. Temperature

APPLICATIONS INFORMATION

The dc-to-dc converter section of the ADuM5010 works on principles that are common to most modern power supplies. It has split controller architecture with isolated pulse-width modulation (PWM) feedback. V_{DDP} power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to a value between 3.15 V and 5.25 V depending on the setpoint supplied by an external voltage divider (see Equation 1). The secondary (V_{ISO}) side controller regulates the output by creating a PWM control signal that is sent to the primary (V_{DDP}) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

$$V_{\rm ISO} = 1.23 \, \mathrm{V} \frac{(R1 + R2)}{R1} \tag{1}$$

where:

R1 is a resistor between V_{SEL} and GND_{ISO} . *R2* is a resistor between V_{SEL} and V_{ISO} .

Because the output voltage can be adjusted continuously there are an infinite number of operating conditions. This data sheet addresses three discrete operating conditions in the Specifications tables. Many other combinations of input and output voltage are possible; Figure 13 depicts the supported voltage combinations at room temperature. Figure 13 was generated by fixing the V_{ISO} load and decreasing the input voltage until the PWM was at 80% duty cycle. Each of the curves represents the minimum input voltage that is required for operation under this criterion. For example, if the application requires 30 mA of output current at 5 V, the minimum input voltage at V_{DDP} is 4.25 V. Figure 13 also illustrates why the V_{DDP} = 3.3 V input and V_{ISO} = 5 V configuration is not recommended. Even at 10 mA of output current, the PWM cannot maintain less than 80% duty factor, leaving no margin to support load or temperature variations.

Typically, the ADuM5010 dissipates about 17% more power between room temperature and maximum temperature; therefore, the 20% PWM margin covers temperature variations.

The ADuM5010 implements undervoltage lockout (UVLO) with hysteresis on the primary and secondary sides I/O pins as well as the $\rm V_{\rm DDP}$ power input. This feature ensures that the converter does not go into oscillation due to noisy input power or slow power-on ramp rates.

PCB LAYOUT

The ADuM5010 digital isolator, with a 0.15 W *iso*Power integrated dc-to-dc converter, requires no external interface circuitry for the logic interfaces. Power supply bypassing with a low ESR capacitor is required as close to the chip pads as possible. The *iso*Power inputs require several passive components to bypass

the power effectively as well as to set the output voltage and to bypass the core voltage regulator (see Figure 16 through Figure 18).





Figure 16. V_{DDP} Bias and Bypass Components



The power supply section of the ADuM5010 uses a 125 MHz oscillator frequency to efficiently pass power through its chipscale transformers. Bypass capacitors must do more than one job and must be chosen carefully. Noise suppression requires a low inductance, high frequency capacitor; ripple suppression and proper regulation require a large value bulk capacitor. These capacitors are most conveniently connected between Pin 9 and Pin 10 for V_{DDP} and between Pin 11 and Pin 12 for V_{ISO} . To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required. The recommended capacitor values are 0.1 µF and 10 µF for V_{DD1} . The smaller capacitor must have a low ESR; for example, use of an NPO or X5R ceramic capacitor is advised. Ceramic capacitors are also recommended for the 10 mF bulk capacitance. An additional 10 nF capacitor can be added in parallel if further EMI/EMC control is desired.

Note that the total lead length between the ends of the low ESR capacitor and the input power supply pin must not exceed 2 mm.




Figure 18. Recommended PCB Layout

In applications involving high common-mode transients, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins, exceeding the absolute maximum ratings specified in Table 13, and thereby leading to latch-up and/or permanent damage.

THERMAL ANALYSIS

The ADuM5010 consist of two internal die attached to a split lead frame with two die attach paddles. For the purposes of thermal analysis, the chip is treated as a thermal unit, with the highest junction temperature reflected in the θ_{JA} from Table 8. The value of θ_{JA} is based on measurements taken with the parts mounted on a JEDEC standard, 4-layer board with fine width traces and still air. Under normal operating conditions, the ADuM5010 can operate at full load across the full temperature range without derating the output current.

Power dissipation in the part varies with ambient temperature due to the characteristics of the switching and rectification elements. Figure 14 and Figure 15 show the relationship between total power dissipation at two load conditions and ambient temperature. This information can be used to determine the junction temperature at various operating conditions to ensure that the part does not go into thermal shutdown unexpectedly.

EMI CONSIDERATIONS

The dc-to-dc converter section of the ADuM5010 components must, of necessity, operate at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation. Grounded enclosures are recommended for applications that use these devices. If grounded enclosures are not possible, follow good RF design practices in the layout of the PCB. See the AN-0971 Application Note at www.analog.com for the most current PCB layout recommendations for the ADuM5010.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM5010.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 14 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the ADuM5010 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 19, Figure 20, and Figure 21 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 20 or Figure 21 must be treated as a bipolar ac waveform, and its peak voltage must be limited to the 50-year lifetime voltage value listed in Table 14.





Figure 21. Unipolar AC Waveform

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ^{1,2}	Temperature Range	Package Description	Package Option
ADuM5010ARSZ	-40°C to +105°C	20-Lead SSOP	RS-20
ADuM5010ARSZ-RL7	-40°C to +105°C	20-Lead SSOP	RS-20

 1 Tape and reel are available. The addition of an RL suffix designates a 7" tape and reel option. 2 Z = RoHS Compliant Part.

NOTES

NOTES

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10978-0-10/12(0)



www.analog.com

Rev. 0 | Page 16 of 16