

Technical Data Sheet

Photo link Light Receiver Unit

PLR137 SERIES

Features

- 1. High PD sensitivity optimized for red light
- 2. Data: NRZ signal
- 3. Low power consumption for extended battery life
- 4. Built-in threshold control for improved noise Margin
- 5. The product itself will remain within RoHS compliant version.
- 6. Receiver sensitivity: up to -27dBm (Min. for 16Mbps)



The optical receiver is packaged with custom optic data link interface, integrated on a proprietary CMOS PDIC process.

The unit functions by converting optical signals into electric ones.

The unit is operated at $2.4 \sim 5.5$ V and the signal output interface is TTL compatible with high performance at low power consumption.

Applications


- 1. Digital Optical Data-Link
- 2. Dolby AC-3 Digital Audio Interface



Prepared Date:2008/3/30



Package Dimensions



Notes: 1.All dimensions are in mm.

2.General Tolerance: Pin length tolerance <10mm is ± 0.25 mm Pin length tolerance ≥ 10 mm is ± 0.5 mm

3.Device Selection Table:

Device Name	Pin Length A1 (mm)		
PLR137	Min 12.00		
PLR137/S	8.60±0.25		
PLR137/S9	8.00±0.25		
PLR137/S17	15.00+1/-0		
PLR137/S19	16.00+0.3/-0.1		

http://www.everlight.com



Absolute Maximum Ratings(Ta = 25 °C)

Parameter	Symbol	Rating	Unit
Supply Voltage	Vcc	-0.5 ~ +5.5	V
Output Voltage	Vout	Vcc +0.3	V
Storage Temperature	Tstg	-40 to 85	°C
Operating Temperature	Topr	-20 to 70	°C
Soldering Temperature	Tsol	260*	°C
Human Body Model ESD	НВМ	3000	V
Machine Model ESD	MM	300	V

^{*} Soldering time ≤ 10 s.

Electro-Optical Characteristics(Ta=-20~70°C, Vcc=3.3V/5V,16Mbps)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vcc	- 2.40		3.00	5.50	V
Peak sensitivity wavelength	λр	-	-	650	-	nm
Maximum receiver power	Pc,max	Refer to Fig.1	-	_	-14	dBm
Minimum receiver power	Pc,min	Refer to Fig.1	-27	-	-	dBm
Dissipation current	Icc	Refer to Fig.2	-	4	12	mA
High level output voltage	Vон	Refer to Fig.3	2.1	2.5	_	V
Low level output voltage	Vol	Refer to Fig.3	-	0.2	0.4	V
Rise time	tr	Refer to Fig.3		10	20	ns
Fall time	tf	Refer to Fig.3		10	20	ns
Propagation delay Low to High	t _{PLH}	Refer to Fig.3		-	120	ns
Propagation delay High to Low	t_{PHL}	Refer to Fig.3	-	-	120	ns
Pulse Width Distortion	Δtw	Refer to Fig.3	-25	-	+25	ns
T***	Δtj	Refer to Fig.3, Pc=-14dBm	-	1	15	ns
Jitter		Refer to Fig.3, Pc=-27dBm	-	5	20	ns
Transfer rate	T	NRZ signal 0.1 -		16	Mb/s	

Everlight Electronics Co., Ltd.

Device NO.: DPL-137-002

http://www.everlight.com

Rev 1


Page: 3 of 9

Prepared Date:2008/3/30 Prepared By: Carryll Hsu




Measuring Method

*Fig.1 Measuring Method of Maximum and Minimum Input Power that Receiver Unit Need



*Fig.2 Measuring Method of Dissipation Current



Everlight Electronics Co., Ltd.

Device NO.: DPL-137-002


http://www.everlight.com Prepared Date:2008/3/30 Rev 1

Page: 4 of 9

Prepared By: Carryll Hsu




*Fig.3 Measuring Method of Output Voltage, Pulse and Jitter



Application Circuit

(1) General application circuit for Vcc=3V (2) General application circuit for Vcc=5V



Note: For having good coupling, the C1,C2 capacitor must be placed within 7mm

Everlight Electronics Co., Ltd. Device NO.: DPL-137-002

http://www.everlight.com

Prepared Date: 2008/3/30

Rev 1

Page: 5 of 9


Prepared By: Carryll Hsu



Typical Electro-Optical Characteristics Curves

*Fig.4 Power supply voltage vs. Minimum receiver power

*Fig.5 Transfer rate vs. Minimum receiver power



Note: Before using the PLR137 SERIES device, please confirm the minimum sensitivity at different operating voltage and transmission rate.

Everlight Electronics Co., Ltd. Device NO.: DPL-137-002

http://www.everlight.com Prepared Date:2008/3/30 Rev 1

Page: 6 of 9

Prepared By: Carryll Hsu



PLR137 Series

RELIABILITY TEST ITEMS

No.	Item	Test Condition	Test Hour/Cycle	Sample Size (Piece)	Number (n) Failure (c)
1	Soldering Heat	260°C±5°C	10 seconds	22	n=22, c=0
2	High Temp. Storage	Ta=100°C	1000hrs	22	n=22, c=0
3	Low Temp. Storage	Ta=-55°C	1000hrs	22	n=22, c=0
4	High Temp. & Humid. Test	Ta=85°C, RH=85%	1000hrs	22	n=22, c=0
5	Temperature Cycle	-55°C ~~~ 85°C (30min) (5min) (30min)	300cycle	22	n=22, c=0
6	Thermal Shock	-10°C ~~~ 100°C (5min) (10sec) (5min)	300cycle	22	n=22, c=0
7	DC Operating Life	Vcc=3V, Ta=25°C	1000hrs	22	n=22, c=0

Rev 1

Prepared By: Carryll Hsu


Page: 7 of 9



Packing Quantity Specification

- 1. 500 or 2000 pcs/bag
- 2. 4 bag/box

Label Form Specification



CPN: Customer's Production Number

P/N: Production Number QTY: Packing Quantity

CAT: De-flash

HUE: IC

REF: Reference

LOT No: Lot Number

MADE IN TAIWAN: Production Place

Notes


- 1. Above specification may be changed without notice. EVERLIGHT will reserve authority on material change for above specification.
- 2. When using this product, please observe the absolute maximum ratings and the instructions for using outlined in these specification sheets. EVERLIGHT assumes no responsibility for any damage resulting from use of the product that does not comply with the absolute maximum ratings and the instructions included in these specification sheets.
- 3. These specification sheets include materials protected under copyright of EVERLIGHT Corporation. Please don't reproduce or cause anyone to reproduce them without EVERLIGHT's consent.



Application Notes: PLR137 SERIES PCB layout for motherboard integration

To achieve better jitter and low input optical power performances, several PCB layout guidelines must be followed. These guidelines ensure the most reliable PLR137 SERIES POF performance for the motherboard integration. Failed to implement these PCB guidelines may affect the PLR137 SERIES jitter and low input power performances.

- 1. Careful decoupling of the power supplies is very important. Place a 0.1uf surface mount (size 805 or smaller) capacitor as close as (less than 2cm) to the POF Vdd and Gnd leads. The 0.1uf act as a low impedance path to ground for any stray high frequency transient noises.
- 2. To reduce the digital noises form the digital IC on the motherboard, the planar capacitance formed by an isolated Vcc and Gnd planes is critical. The POF device must be mounted directly on these two planes to reduce the lead parasitic inductance.
- 3. The isolated Vdd and Gnd planes must be connected to the main Vcc and Gnd (digital) planes at a single point using ferrite beads. The beads are used to block the high frequency noises from the digital planes while still allowing the DC connections between the planes



EVERLIGHT ELECTRONICS CO., LTD.

Office: No 25, Lane 76, Sec 3, Chung Yang Rd,

Tucheng, Taipei 236, Taiwan, R.O.C

Tel: 886-2-2267-2000, 2267-9936

Fax: 886-2267-6244, 2267-6189, 2267-6306

http://www.everlight.com

Everlight Electronics Co., Ltd. http://www.everlight.com Rev 1 Page: 9 of 9

Device NO.: DPL-137-002 Prepared Date: 2008/3/30 Prepared By: Carryll Hsu