

# **3 kV RMS Dual Channel Digital Isolators**

# ADuM1280/ADuM1281/ADuM1285/ADuM1286

### **FEATURES**

**Data Sheet** 

Up to 100 Mbps data rate (NRZ) Low propagation delay: 20 ns typical Low dynamic power consumption Bidirectional communication 3 V to 5 V level translation High temperature operation: 125°C High common-mode transient immunity: >25 kV/µs Default high output: ADuM1280/ADuM1281 Default low output: ADuM1285/ADuM1286 Narrow body, RoHS-compliant, 8-lead SOIC

#### Safety and regulatory approvals (pending)

UL recognition: 3000 V rms for 1 minute per UL 1577 CSA Component Acceptance Notice #5A VDE Certificate Of Conformity DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 V<sub>IORM</sub> = 560 V peak

#### **APPLICATIONS**


General-purpose multichannel isolation Data converter isolation Industrial field bus isolation

#### **GENERAL DESCRIPTION**

The ADuM1280/ADuM1281/ADuM1285/ADuM1286<sup>1</sup> (also referred to as ADuM128x in this data sheet) are dual-channel digital isolators based on the Analog Devices, Inc., *i*Coupler<sup>\*</sup> technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices and other integrated couplers.

With propagation delay at 20 ns, pulse width distortion is less than 2 ns for C grade. Channel-to-channel matching is tight at 5 ns for C grade. The two channels of the ADuM128x are independent isolation channels and are available in two channel configurations with three different data rates up to 100 Mbps (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. Unlike other optocoupler alternatives, the ADuM128x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions. When power is first applied or is not yet applied to the input side, the ADuM1280 and ADuM1281 have a default high output, and the ADuM1285 and ADuM1286 have a default low output.

For more information on safety and regulatory approvals, go to http://www.analog.com/icouplersafety.



#### FUNCTIONAL BLOCK DIAGRAMS




Figure 2. ADuM1281/ADuM1286

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

#### Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# TABLE OF CONTENTS

Features 1
Applications1
General Description
Functional Block Diagrams1
Revision History 2
Specifications
Electrical Characteristics—5 V Operation
Electrical Characteristics—3 V Operation
Electrical Characteristics—Mixed 5 V/3 V Operation
Electrical Characteristics—Mixed 3 V/5 V Operation
Package Characteristics7
Regulatory Information7
Insulation and Safety-Related Specifications7
DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12
Insulation Characteristics

# **REVISION HISTORY**

5/12—Revision 0: Initial Version

Recommended Operating Conditions	8
Absolute Maximum Ratings	9
ESD Caution	9
Pin Configurations and Function Descriptions	10
Typical Performance Characteristics	12
Applications Information	13
PC Board Layout	13
Propagation Delay-Related Parameters	13
DC Correctness and Magnetic Field Immunity	13
Power Consumption	14
Insulation Lifetime	15
Outline Dimensions	16
Ordering Guide	16

# **SPECIFICATIONS**

# **ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range: 4.5 V  $\leq V_{DD1} \leq 5.5$  V, 4.5 V  $\leq V_{DD2} \leq 5.5$  V, -40°C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### Table 1.

			A Grade	•		B Grade	e	C Grade				
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	13	18	24	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			12			9	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2	ns	
Opposing Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 2.

		1 Mb	pps-A, B,	C Grade	25	Nbps-B	Grade	100	Mbps-B	Grade		
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		1.1	1.6		6.2	7.0		20	25	mA	
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		2.1	2.6		4.9	6.0		15	19	mA	
	I <sub>DD2</sub>		2.3	2.9		4.7	6.4		15.6	19	mA	

#### Table 3. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	V <sub>IL</sub>			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDx} - 0.1$	5.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
		$V_{DDx} - 0.4$	4.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μΑ	$0 V \leq V_{ix} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.54	0.8	mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		1.6	2.0	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.09		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.04		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	V <sub>DDXUV+</sub>		2.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDXUV-</sub>		2.4		V	
V <sub>DDx</sub> Hysteresis	V <sub>DDXUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{lx} = V_{DDx}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Period	t,		1.6		μs	

<sup>1</sup>|CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDx}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

# **ELECTRICAL CHARACTERISTICS—3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0$  V. Minimum/maximum specifications apply over the entire recommended operation range: 2.7 V  $\leq V_{DD1} \leq 3.6$  V, 2.7 V  $\leq V_{DD2} \leq 3.6$  V,  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

#### Table 4.

			A Grade	•		B Grad	e		C Grad	e		
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	20	25	33	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			7			3			1.5		ps/°C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units
												at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

Table 5.

		1 Mb	ops-A, B,	C Grade	25 N	1bps–B, C	Grade	100	Mbps-C	Grade		
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

#### Table 6. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	V <sub>IH</sub>	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	V <sub>IL</sub>			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	V <sub>OH</sub>	V <sub>DDx</sub> - 0.1	3.0		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		$V_{DDx} - 0.4$	2.8		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	l <sub>i</sub>	-10	+0.01	+10	μΑ	$0 V \leq V_{ix} \leq V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.4	0.6	mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		1.2	1.7	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.08		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.015		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDx</sub> Threshold	$V_{DDxUV+}$		2.6		V	
Negative V <sub>DDx</sub> Threshold	V <sub>DDxUV-</sub>		2.4		V	
V <sub>DDX</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		3		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{lx} = V_{DDx}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Period	t <sub>r</sub>		1.6		μs	

 $^{1}$  [CM] is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>o</sub> > 0.8 V<sub>DDX</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### **ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 5$  V,  $V_{DD2} = 3.0$  V. Minimum/maximum specifications apply over the entire recommended operation range: 4.5 V  $\leq V_{DD1} \leq 5.5$  V, 2.7 V  $\leq V_{DD2} \leq 3.6$  V; and  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C, unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels unless otherwise noted.

#### Table 7.

			A Grade	3		B Grad	e		C Grad	e		Test Conditions
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	13	20	26	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			7			3			1.5		ps/⁰C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												
Codirectional	t <sub>PSKCD</sub>			5			3			2	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 8.

		1 Mb	ops-A, B,	C Grade	25 N	1bps-B, G	Grade	100	Mbps-C	Grade		
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		1.1	1.6		6.2	7.0		20	25	mA	
	I <sub>DD2</sub>		2.0	3.5		2.7	4.6		4.8	9.0	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		2.1	2.6		4.9	6.0		15	19	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

#### Table 9. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	V <sub>IL</sub>			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	V <sub>OH</sub>	V <sub>DDx</sub> -0.1	V <sub>DDx</sub>		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		$V_{DDx} - 0.4$	$V_{DDx} - 0.2$		V	$I_{Ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 4 \text{ mA}, V_{Ix} = V_{IxL}$
Input Current per Channel	I <sub>I</sub>	-10	+0.01	+10	μA	$0 V \le V_{lx} \le V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.54	0.75	mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		1.2	2.0	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.09		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.02		mA/Mbps	
Undervoltage Lockout						
Positive V <sub>DDX</sub> Threshold	V <sub>DDxUV+</sub>		2.6		V	
Negative V <sub>DDX</sub> Threshold	V <sub>DDxUV-</sub>		2.4		V	
V <sub>DDX</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{Ix} = V_{DDx}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Period	t,		1.6		μs	

<sup>1</sup>|CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>o</sub> > 0.8 V<sub>DDX</sub>. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

### **ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V OPERATION**

All typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = 3.0$  V,  $V_{DD2} = 5$  V. Minimum/maximum specifications apply over the entire recommended operation range: 2.7 V  $\leq V_{DD1} \leq 3.6$  V, 4.5 V  $\leq V_{DD2} \leq 5.5$  V; and  $-40^{\circ}$ C  $\leq T_A \leq 125^{\circ}$ C; unless otherwise noted. Switching specifications are tested with  $C_L = 15$  pF and CMOS signal levels, unless otherwise noted.

### Table 10.

			A Grade	;		B Grad	e		C Grad	e		
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	Test Conditions
SWITCHING SPECIFICATIONS												
Pulse Width	PW	1000			40			10			ns	Within PWD limit
Data Rate				1			25			100	Mbps	Within PWD limit
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>			50			35	16	24	30	ns	50% input to 50% output
Pulse Width Distortion	PWD			10			3			2.5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			7			3			1.5		ps∕⁰C	
Propagation Delay Skew	t <sub>PSK</sub>			38			16			12	ns	Between any two units at same operating conditions
Channel Matching												same operating conditions
Codirectional	t <sub>PSKCD</sub>			5			3			2.5	ns	
Opposing-Direction	t <sub>PSKOD</sub>			10			6			5	ns	
Jitter			2			2			1		ns	

#### Table 11.

		1 Mb	ops-A, B,	C Grade	25 N	1bps-B, C	Grade	100	Mbps-C	Grade		
Parameter	Symbol	Min	Тур	Min	Min	Тур	Max	Min	Тур	Max	Unit	<b>Test Conditions</b>
SUPPLY CURRENT												No load
ADuM1280/ADuM1285	I <sub>DD1</sub>		0.75	1.4		5.1	9.0		17	23	mA	
	I <sub>DD2</sub>		2.7	4.5		4.8	7.0		9.5	15	mA	
ADuM1281/ADuM1286	I <sub>DD1</sub>		1.6	2.1		3.8	5.0		11	15	mA	
	I <sub>DD2</sub>		1.7	2.3		3.9	6.2		11	15	mA	

#### Table 12. For All Models

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Logic High Input Threshold	VIH	0.7 V <sub>DDx</sub>			V	
Logic Low Input Threshold	VIL			0.3 V <sub>DDx</sub>	V	
Logic High Output Voltages	V <sub>OH</sub>	$V_{DDx} - 0.1$	V <sub>DDx</sub>		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
		V <sub>DDx</sub> -0.4	$V_{DDx} - 0.2$		V	$I_{ox} = -4 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OL</sub>		0.0	0.1	V	$I_{Ox} = 20 \ \mu A$ , $V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{0x} = 4 \text{ mA}, V_{1x} = V_{1xL}$
Input Current per Channel	I,	-10	+0.01	+10	μΑ	$0 V \le V_{ix} \le V_{DDx}$
Supply Current per Channel						
Quiescent Input Supply Current	I <sub>DDI(Q)</sub>		0.4	0.75	mA	
Quiescent Output Supply Current	I <sub>DDO(Q)</sub>		1.6	2.0	mA	
Dynamic Input Supply Current	I <sub>DDI(D)</sub>		0.08		mA/Mbps	
Dynamic Output Supply Current	I <sub>DDO(D)</sub>		0.03		mA/Mbps	
Undervoltage-Lockout						
Positive V <sub>DDX</sub> Threshold	$V_{DDxUV+}$		2.6		V	
Negative V <sub>DDX</sub> Threshold	V <sub>DDxUV-</sub>		2.4		V	
V <sub>DDX</sub> Hysteresis	V <sub>DDxUVH</sub>		0.2		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	10% to 90%
Common-Mode Transient Immunity <sup>1</sup>	CM	25	35		kV/μs	$V_{ix} = V_{DDx}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Period	t <sub>r</sub>		1.6		μs	

<sup>1</sup>|CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining  $V_o > 0.8 V_{DDX}$ . The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

# PACKAGE CHARACTERISTICS

#### Table 13.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input-to-Output) <sup>1</sup>	R <sub>I-O</sub>		10 <sup>13</sup>		Ω	
Capacitance (Input-to-Output) <sup>1</sup>	CI-O		2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	C <sub>I</sub>		4.0		рF	
IC Junction-to-Ambient Thermal Resistance	$\theta_{JA}$		85		°C/W	Thermocouple located at center of package underside

<sup>1</sup> The device is considered a 2-terminal device; Pin 1 through Pin 4 are shorted together and Pin 5 through Pin 8 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

### **REGULATORY INFORMATION**

The ADuM128x is pending approval by the organizations listed in Table 14. See Table 18 and Table 19 for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

#### Table 14.

UL (Pending)	CSA (Pending)	VDE (Pending)
Recognized under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 <sup>2</sup>
Single Protection, 3000 V RMS Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	Reinforced insulation, 560 V peak
File E214100	File 205078	File 2471900-4880-0001

<sup>1</sup> In accordance with UL 1577, each ADuM128x is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 second (current leakage detection limit = 6 μA).
<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM128x is proof tested by applying an insulation test voltage ≥1050 V peak for 1 second (partial discharge detection limit = 5 pC). The asterisk (\*) marked on the component designates DIN V VDE V 0884-10 approval.

### INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 15.

Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	4.0	mm min	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(102)	4.0	mm min	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017	mm min	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		П		Material Group (DIN VDE 0110, 1/89, Table 1)

# DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation within the safety limit data only. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marked on packages denotes DIN V VDE V 0884-10 approval.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage $\leq$ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	$V_{\text{peak}}$
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$ , 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1050	V <sub>PEAK</sub>
Input-to-Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$ , $t_{ini}$ =60 sec, $t_m$ = 10 sec, partial discharge < 5 pC	$V_{pd(m)}$	840	V <sub>PEAK</sub>
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$ , $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	672	V <sub>PEAK</sub>
Highest Allowable Overvoltage		V <sub>IOTM</sub>	4000	$V_{\text{peak}}$
Withstand Isolation Voltage	1 minute withstand rating	V <sub>ISO</sub>	3000	$V_{\text{RMS}}$
Surge Isolation Voltage	$V_{PEAK}$ = 10 kV, 1.2 µs rise time, 50 µs, 50% fall time	V <sub>IOSM</sub>	6000	$V_{\text{peak}}$
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 3)			
Case Temperature		Ts	150	°C
Side 1 I <sub>DD1</sub> Current		I <sub>S1</sub>	290	mA
Insulation Resistance at T <sub>s</sub>	$V_{10} = 500 V$	Rs	>109	Ω




Figure 3. Thermal Derating Curve at V<sub>DDx</sub> = 5 V, Dependence of Safety-Limiting Values with Case Temperature per DIN V VDE V 0884-10

# **RECOMMENDED OPERATING CONDITIONS**

Table 17.				
Parameter	Symbol	Min	Max	Unit
Operating Temperature	T <sub>A</sub>	-40	+125	°C
Supply Voltages <sup>1</sup>	$V_{DD1}, V_{DD2}$	2.7	5.5	V
Input Signal Rise and Fall Times			1.0	ms

<sup>1</sup> See the DC Correctness and Magnetic Field Immunity section.

# **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 18.

Parameter	Rating
Storage Temperature (T <sub>st</sub> ) Range	–65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) Range	–40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> )	–0.5 V to +7.0 V
Input Voltages (V <sub>IA</sub> , V <sub>IB</sub> )	-0.5 V to V <sub>DDI</sub> + 0.5 V
Output Voltages (V <sub>OA</sub> , V <sub>OB</sub> )	-0.5 V to V <sub>DD2</sub> + 0.5 V
Average Output Current per Pin <sup>1</sup>	
Side 1 (I <sub>01</sub> )	–10 mA to +10 mA
Side 2 (I <sub>O2</sub> )	–10 mA to +10 mA
Common-Mode Transients <sup>2</sup>	–100 kV/µs to +100 kV/µs

<sup>1</sup> See Figure 3 for maximum rated current values for various temperatures.
 <sup>2</sup> Refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Parameter	Max	Unit	Constraint
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime
AC Voltage, Unipolar Waveform			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10
DC Voltage			
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

# **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**

V <sub>DD1</sub> 1	ADuM1280/	8 V <sub>DD2</sub>
V <sub>IA</sub> 2	ADuM1285	7 V <sub>OA</sub>
		6 Vor

Figure 4. ADuM1280/ADuM1285 Pin Configuration

0444-004

Table 20. AD	Table 20. ADuM1280/ADuM1285 Pin Function Descriptions					
Pin No.	Mnemonic	Description				
1	V <sub>DD1</sub>	2.7 V to 5.5 V Supply Voltage for Isolator Side 1.				
2	V <sub>IA</sub>	Logic Input A.				
3	V <sub>IB</sub>	Logic Input B.				
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.				
5	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.				
6	V <sub>OB</sub>	Logic Output B.				
7	V <sub>OA</sub>	Logic Output A.				
8	V <sub>DD2</sub>	2.7 V to 5.5 V Supply Voltage for Isolator Side 2.				



Figure 5. ADuM1281/ADuM1286 Pin Configuration

Table 21. ADuM1281/ADuM1286 Pin Function Descriptions							
Pin No.	Mnemonic	Mnemonic Description					
1	V <sub>DD1</sub>	2.7 V to 5.5 V Supply Voltage for Isolator Side 1.					
2	V <sub>OA</sub>	Logic Output A.					
3	V <sub>IB</sub>	Logic Input B.					
4	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.					
5	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.					
6	V <sub>OB</sub>	Logic Output B.					
7	V <sub>IA</sub>	Logic Input A.					
8	V <sub>DD2</sub>	2.7 V to 5.5 V Supply Voltage for Isolator Side 2.					

For specific layout guidelines, refer to the AN-1109 Application Note, *Recommendations for Control of Radiated Emissions with i*Coupler *Devices*.

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>oA</sub> Output	V <sub>oB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	н	
L	L	Unpowered	Powered	Н	Н	Outputs return to the input state within $1.6 \ \mu s$ of $V_{DDI}$ power restoration.
X	Х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within $1.6 \ \mu s$ of $V_{DDO}$ power restoration.

### Table 22. ADuM1280 Truth Table (Positive Logic)

### Table 23. ADuM1281 Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>oA</sub> Output	V <sub>oB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	н	
Х	L	Unpowered	Powered	Indeterminate	н	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD1</sub> power restoration.
L	Х	Powered	Unpowered	Н	Indeterminate	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDO</sub> power restoration.


### Table 24. ADuM1285 Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>oA</sub> Output	V <sub>ob</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	Н	L	
L	н	Powered	Powered	L	Н	
L	L	Unpowered	Powered	L	L	Outputs return to the input state within $1.6 \ \mu s$ of $V_{DDI}$ power restoration.
Х	х	Powered	Unpowered	Indeterminate	Indeterminate	Outputs return to the input state within $1.6 \ \mu s$ of $V_{DDO}$ power restoration.

#### Table 25. ADuM1286 Truth Table (Positive Logic)

V <sub>IA</sub> Input	V <sub>IB</sub> Input	V <sub>DD1</sub> State	V <sub>DD2</sub> State	V <sub>oA</sub> Output	V <sub>oB</sub> Output	Notes
Н	Н	Powered	Powered	Н	Н	
L	L	Powered	Powered	L	L	
Н	L	Powered	Powered	н	L	
L	н	Powered	Powered	L	н	
Х	L	Unpowered	Powered	Indeterminate	L	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DD1</sub> power restoration.
L	Х	Powered	Unpowered	L	Indeterminate	Outputs return to the input state within 1.6 $\mu$ s of V <sub>DDO</sub> power restoration.

# **TYPICAL PERFORMANCE CHARACTERISTICS**






Figure 8. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 9. Typical ADuM1280 or ADuM1285 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 10. Typical ADuM1280 or ADuM1285 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 11. Typical ADuM1281 or ADuM1286 V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation


# APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM128x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at both input and output supply pins  $V_{DD1}$  and  $V_{DD2}$  (see Figure 12). The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm.

The ADuM128x can readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment, with proper PCB design choices. Refer to the AN-1109 Applicaton Note, *Recommendations for Control of Radiated Emissions with i*Coupler *Devices* for PCB-related EMI mitigation techniques, including board layout and stack-up issues.

# **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time of a low-to-high transition.



Pulse width distortion is the maximum difference between these two propagation delay values and an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM128x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM128x components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent via the transformer to the decoder. The decoder is bistable and is, therefore, either set or reset by the pulses indicating input logic transitions. In the absence of logic transitions at the input for more than ~1.6  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no pulses for more than about 6.4  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case, the isolator output is forced to a default low state by the watchdog timer circuit.

The limitation on the device's magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines such conditions. The ADuM1280 is examined in a 3 V operating condition because it represents the most susceptible mode of operation of this product.

The pulses at the transformer output have an amplitude greater than 1.5 V. The decoder has a sensing threshold of about 1.0 V, therefore establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \sum \pi r_n^2; n = 1, 2, ..., N$$

where:

 $\beta$  is the magnetic flux density.  $r_n$  is the radius of the  $n^{th}$  turn in the receiving coil. N is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM1280 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 13.




Figure 13. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.08 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. If such an event occurs, with the worst-case polarity, during a transmitted pulse, it would reduce the received pulse from >1.0 V to 0.75 V. This is still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM1280 transformers. Figure 14 expresses these allowable current magnitudes as a function of frequency for selected distances. The ADuM1280 is very insensitive to external fields. Only extremely large, high frequency currents, very close to the component could potentially be a concern. For the 1 MHz example noted, one would have to place a 0.2 kA current 5 mm away from the ADuM1280 to affect component operation.




Figure 14. Maximum Allowable Current for Various Current to ADuM1280 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce sufficiently large error voltages to trigger the thresholds of succeeding circuitry. Take care to avoid PCB structures that form loops.

### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM128x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)} \qquad f > 0.5 f_r$$

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} \qquad \qquad f \le 0.5 f_r$$

$$\begin{split} I_{DDO} &= (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)} \\ f &> 0.5 f_r \end{split}$$

where:

 $I_{DDI(D)}$ ,  $I_{DDO(D)}$  are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half the input data rate, expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps) =  $1/t_r$  (µs).

 $I_{DDI(Q)}$ ,  $I_{DDO(Q)}$  are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 6 and Figure 7 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 8 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 9 through Figure 11 show the total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for ADuM1280/ ADuM1281 channel configurations.

# **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM128x.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 19 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.


The insulation lifetime of the ADuM128x depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 15, Figure 16, and Figure 17 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.


# ADuM1280/ADuM1281/ADuM1285/ADuM1286

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 19 can be applied while maintaining the 50-year minimum lifetime provided the voltage conforms to either the unipolar ac or dc voltage case. Any crossinsulation voltage waveform that does not conform to Figure 16 or Figure 17 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 19.

Note that the voltage presented in Figure 17 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-012-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

012407-A

Figure 19-Lead Standard Small Outline Package [SOIC\_N] Narrow Body (R-8) Dimensions shown in millimeters (inches)

#### **ORDERING GUIDE**

Model <sup>1</sup>	No. of Inputs, V <sub>DD1</sub> Side	No. of Inputs, V <sub>DD2</sub> Side	Max Data Rate	Max Prop Delay, 5 V	Output Default State	Temperature Range	Package Description	Package Option
ADuM1280ARZ	2	0	1 Mbps	50	High	-40°C to +125°C	8-Lead SOIC N	R-8
ADuM1280ARZ-RL7	2	0	1 Mbps	50	High	-40°C to +125°C	- 8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1280BRZ	2	0	25 Mbps	35	High	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280BRZ-RL7	2	0	25 Mbps	35	High	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1280CRZ	2	0	100 Mbps	24	High	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1280CRZ-RL7	2	0	100 Mbps	24	High	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1281ARZ	1	1	1 Mbps	50	High	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281ARZ-RL7	1	1	1 Mbps	50	High	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1281BRZ	1	1	25 Mbps	35	High	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281BRZ-RL7	1	1	25 Mbps	35	High	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1281CRZ	1	1	100 Mbps	24	High	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1281CRZ-RL7	1	1	100 Mbps	24	High	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1285ARZ	2	0	1 Mbps	50	Low	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285ARZ-RL7	2	0	1 Mbps	50	Low	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1285BRZ	2	0	25 Mbps	35	Low	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285BRZ-RL7	2	0	25 Mbps	35	Low	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1285CRZ	2	0	100 Mbps	24	Low	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1285CRZ-RL7	2	0	100 Mbps	24	Low	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1286ARZ	1	1	1 Mbps	50	Low	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286ARZ-RL7	1	1	1 Mbps	50	Low	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1286BRZ	1	1	25 Mbps	35	Low	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286BRZ-RL7	1	1	25 Mbps	35	Low	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8
ADuM1286CRZ	1	1	100 Mbps	24	Low	-40°C to +125°C	8-Lead SOIC_N	R-8
ADuM1286CRZ-RL7	1	1	100 Mbps	24	Low	-40°C to +125°C	8-Lead SOIC_N 7" Tape and Reel	R-8

<sup>1</sup> Z = RoHS Compliant Part.

©2012 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D10444-0-5/12(0)



Rev. 0 | Page 16 of 16