

Features

- ▶ C
- ▶ C
- ▶ D
 - 120 μ A
 - S
- ▶ I
 - D
- ▶ M
- ▶ S
- ▶ 16- SOIC

General Description


T 2012 G G IC
T IC
S N MH N C
C
B
T 2012

N
LED T
T 2012
) T 2012
I
ID,


Pin Descriptions

LCOM	LED common output
SEG₁-SEG₆	LED display segment outputs (dual function with PROG₁-PROG₆)
PROG₁-PROG₂	Programmed full count selection inputs (dual function with SEG₁-SEG₂)
PROG₃-PROG₄	Gas gauge rate selection inputs (dual function with SEG₃-SEG₄)
PROG₅	Self-discharge rate selection (dual function with SEG₅)
PROG₆	Display mode selection (dual function with SEG₆)
CHG	Charge control output

SR Sense resistor input



DISP Display control input






— LM —




Voltage Thresholds




EMPTY Output



Reset



Temperature



10 C

Layout Considerations

Timing diagram for Layout Considerations showing signals T, SR, VSS, and VSB. It includes a file path: `(geant)3512.byheLayo6(.)27(F)5c` and a URL: `slu(462)g0(od(l)-462.reration.896(S5(hlling)-462.5(hi-[cferel)]TJ`.

Gas Gauge Operation

T 2012. T 2012. F 2
 C
 T N A C (NAC),
 H NAC
 NAC DCR (D
 C R)
 T D C R (DCR)
 I M D (LMD)
 2012 T
 T (PFC) T 2. U LMD
 NAC T

1. Last Measured Discharge (LMD) or learned battery capacity:

LMD
 O V_{CC}
), LMD = PFC. D
 LMD D C R
 (DCR) EDV1. A DCR LMD
 T LMD 100%

2. Programmed Full Count (PFC) or initial battery capacity:

T LMD
 PROG₁ PROG₄ T PFC
 100% T 2012 PFC T 2.
 T PFC PFC A
 :
 H (A) *

bq2012

Example: Selecting a PFC Value

$S_{\text{N}} = 0.1\Omega$
 $N_{\text{C}} = 6$
 $C_{\text{A}} = 2200 \text{ A}$, $N_{\text{C}} = 2A$
 $A_{\text{S}} = 50 \text{ A}$, $2A$
 $S_{\text{V}} = \%64$
 $V_{\text{EDV1}} = 5 \text{ V}$, 200 V
 $T_{\text{EDV1}} = 2200 \text{ A} * 0.1\Omega = 220 \text{ V}$

$S_{\text{N}} = 0.1\Omega$
 $PFC = 33792$, 211 V
 $PROG_1 =$
 $PROG_2 =$
 $PROG_3 =$
 $PROG_4 =$
 $PROG_5 =$
 $PROG_6 =$
 $T_{\text{EDV1}} = 211 \text{ V}$
 (2110 A) , 2012 , 211 V
 $EDV1$

PROG _x		Programmed Full Count (PFC)	PROG ₄ = L			PROG ₄ = Z			Units
1	2		PROG ₃ = H	PROG ₃ = Z	PROG ₃ = L	PROG ₃ = H	PROG ₃ = Z	PROG ₃ = L	
-	-	-	$S_{\text{N}} = 1/80$	$S_{\text{N}} = 1/160$	$S_{\text{N}} = 1/320$	$S_{\text{N}} = 1/640$	$S_{\text{N}} = 1/1280$	$S_{\text{N}} = 1/2560$	V /
H	H	49152	614	307	154	76.8	38.4	19.2	V
H		45056	563	282	141	70.4	35.2	17.6	V
H	L	40960	512	256	128	64.0	32.0	16.0	V
	H	36864	461	230	115	57.6	28.8	14.4	V
		33792	422	211	106	53.0	26.4	13.2	V
	L	30720	384	192	96.0	48.0	24.0	12.0	V
L	H	27648	346	173	86.4	43.2	21.6	10.8	V
L		25600	320	160	80.0	40.0	20.0	10.0	V
L	L	22528	282	141	70.4	35.2	17.6	8.8	V
$V_{\text{SR}} = 2$			90	45	22.5	11.25	5.56	2.8	V

3. Nominal Available Charge (NAC):

$NAC = LMD \cdot (PROG_6 = 0) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 1) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 2) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 3) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 4) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 5) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 6) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 7) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 8) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 9) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 10) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 11) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 12) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 13) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 14) \cdot PFC$
 $NAC = LMD \cdot (PROG_6 = 15) \cdot PFC$

4. Discharge Count Register (DCR):

$DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 0) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 1) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 2) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 3) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 4) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 5) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 6) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 7) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 8) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 9) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 10) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 11) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 12) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 13) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 14) \cdot PFC$
 $DCR = \frac{NAC}{LMD} \cdot (PROG_6 = 15) \cdot PFC$

Charge Counting


$Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 0) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 1) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 2) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 3) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 4) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 5) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 6) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 7) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 8) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 9) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 10) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 11) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 12) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 13) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 14) \cdot PFC$
 $Charge\ Count = \frac{NAC}{LMD} \cdot (PROG_6 = 15) \cdot PFC$

Charge Control


$CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 0) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 1) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 2) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 3) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 4) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 5) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 6) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 7) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 8) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 9) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 10) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 11) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 12) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 13) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 14) \cdot PFC$
 $CHG = \frac{NAC}{LMD} \cdot (PROG_6 = 15) \cdot PFC$

Caution: The charge control output (CHG) should be used with other forms of charge termination such as ΔT for for


Self-Discharge Estimation





Count Compensations



Charge Compensation



Discharge Compensation



$$C = 1.0 + (0.05 * N)$$

$$W = N = N, \quad -150 < V < V_{SR} < 0.$$

F:

$$T > 10\ C : N = 0$$


$$0\ C < T < 10\ C : N = 1 (1.0, 1.05)$$

$$-10\ C < T < 0\ C : N = 2 (1.0, 1.10)$$

$$-20\ C < T < -10\ C : N = 3 (1.0, 1.15)$$


$$-30\ C < T < -20\ C : N = 4 (1.0, 1.20)$$

Self-Discharge Compensation



Error Summary


Capacity Inaccurate



Current-Sensing Error



Communicating With the bq2012



bq2012

Symbol	Register Name	Loc. (hex)	Read/Write	Control Field							
				7(MSB)	6	5	4	3	2	1	0(LSB)
CMDR	C	00	W	W/R	AD6	AD5	AD4	AD3	AD2	AD1	AD0
FLGS1	P	01	R	CHGS	BRP	BRM	CI	VDQ	CHG	EDV1	EDVF
TMPGG	T	02	R	TMP3	TMP2	TMP1	TMP0	GG3	GG2	GG1	GG0
NACH	N	03	R/W	NACH7	NACH6	NACH5	NACH4	NACH3	NACH2	NACH1	NACH0
NACL	N	17	R	NACL7	NACL6	NACL5	NACL4	NACL3	NACL2	NACL1	NACL0
BATID	B	04	R/W	BATID7	BATID6	BATID5	BATID4	BATID3	BATID2	BATID1	BATID0
LMD	L	05	R/W	LMD7	LMD6	LMD5	LMD4	LMD3	LMD2	LMD1	LMD0
FLGS2	S	06	R	CR	DR2	DR1	DR0	/	/	/	OVL
PPD	P	07	R	/	/	PPD6	PPD5	PPD4	PPD3	PPD2	PPD1
PPU	P	08	R	/	/	PPU6	PPU5	PPU4	PPU3	PPU2	PPU1
CPI	C	09	R	CPI7	CPI6	CPI5	CPI4	CPI3	CPI2	CPI1	CPI0

bq2012

T **battery removed** (BRM) (SB) (V_{SS})
 MCV 0.1V T BRM
 BRM

T BRM :

FLGS1 Bits							
7	6	5	4	3	2	1	0
-	-	BRM	-	-	-	-	-

W BRM :

- 0 $0.1V < V_{SB} < 2.25V$
- 1 $0.1V > V_{SB} \vee V_{SB} > 2.25V$

T **capacity inaccurate** (CI) (LMD) (64) (2012) (LMD) (CI) (LMD) (2012) (LMD)

T CI :

FLGS1 Bits							
7	6	5	4	3	2	1	0
-	-	-	CI	-	-	-	-

W CI :

- 0 W LMD
- 1 A 64 LMD

T **valid discharge** (VDQ) (2012) (LMD) (NAC = LMD) (T) (VDQ)

- T (SDCR) (4096) (LMD)
- A $V_{SRO} > V_{SRQ}$ (256 NAC)
- T EDV1 (Q C)

T VDQ :

FLGS1 Bits							
7	6	5	4	3	2	1	0
-	-	-	-	VDQ	-	-	-

W VDQ :

- 0 $SDCR \geq 4096$ (EDV1) (Q C)
- 1 0 NAC = LMD

T **charge control** (CHG) (CHG) (7) (CHG)

T CHG :

FLGS1 Bits							
7	6	5	4	3	2	1	0
-	-	-	-	-	CHG	-	-

W CHG :

- 0 W CHG (2012)
- 1 W CHG

T **first end-of-discharge warning** (EDV1) (SEG1) (EDV1) (4H) (EDV1)

T EDV1 :

FLGS1 Bits							
7	6	5	4	3	2	1	0
-	-	-	-	-	-	EDV1	-

W EDV1 :

- 0 $V_{SB} \geq 1.05V$
- 1 $V_{SB} < 1.05V$ (OVLD=0) (FLGS2)

T **final end-of-discharge warning** (EDVF) (A) (EDVF) (EMPT) (EDV1) (EMPT)

T_{EDVF} :

W_{EDVF} :

0 $V_{SB} \geq 0.95V$

1 $V_{SB} < 0.95V$, $OVLD=0$, $FLGS2$

Temperature and Gas Gauge Register (TMPGG)

T_{TMPGG} (=02)

T_{10 C} > 0 C, -20 C < T < 0 C

T₂₀₁₂

Nominal Available Charge Registers (NACH/NACL)

T₇

T_{NACH} (=03)
T_{NACL} (=17)

T₂₀₁₂
NAC, LMD
PFC, T
TMPGG
1/16, 0, 15/16

T₂₀₁₂
NAC

T_{TMPGG}
A

Digital Magnitude Filter (DMF)

DMF = 0

VSRD VSRQ

Note:

VSRD VSRQ VOS

Reset Register (RST)

RST = 00000000

Setting any bit other than the most-significant bit of the RST register is **not allowed**, and results in improper operation of the bq2012.

RST = 00000000


- LMD = PFC
- CPI, VDQ, NACH, NACL = 0
- CI BRP = 1

Note: NACH = PFC PROG₆ = H.

Display

LED I LED VCC VSS

LED 20% LMD. T



Absolute Maximum Ratings

Symbol	Parameter	Minimum	Maximum	Unit	Notes
V _{CC}	R _{CC} V _{SS}	-0.3	7.0	V	
A	R _A V _{SS}	-0.3	7.0	V	
REF	R _{REF} V _{SS}	-0.3	8.5	V	C ₁ (F ₁ 1) M 100Ω SR (SR) 2012
V _{SR}	R _{SR} V _{SS}	-0.3	7.0	V	
T _{OPR}	O	0	70	°C	C ₁


DC Electrical Characteristics (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
VCC	S _V	3.0	4.25	6.5	V	$V_{CC} = 3.0V \dots \geq 2.0V$
VOS	O _{VSR}	-	±50	150	μV	DISP = VCC
VREF	R _{25C}	5.7	6.0	6.3	V	IREF = 5μA
	R _{-40C +85C}	4.5	-	7.5	V	IREF = 5μA
RREF	R _{VREF}	2.0	5.0	-	MΩ	VREF = 3V
ICC	N _{3.0V}	-	90	135	μA	VCC = 3.0V
	N _{4.25V}	-	120	180	μA	VCC = 4.25V
	N _{6.5V}	-	170	250	μA	VCC = 6.5V
VSB	S _B	-	-	2.4	V	
RSB	S _B	10	-	-	MΩ	0 < VSB < VCC
IDISP	DISP	-	-	5	μA	VDISP = VSS
ILCOM	L _{COM}	-0.2	-	0.2	μA	DISP = VCC
RDQ	I _{DQ}	500	-	-	KΩ	
VSR	S _{SR}	-0.3	-	2.0	V	VSR < VSS = ... VSR > VSS = ...
RSR	S _{SR}	10	-	-	MΩ	-200 V < VSR < VCC
VIH	L _{PROG1-6}	VCC - 0.2	-	-	V	PROG1 PROG6
VIL	L _{PROG1-6}	-	-	VSS + 0.2	V	PROG1 PROG6
VI	L _{PROG1-6}	-	-	-	V	PROG1 PROG6
VOLSL	SEG _x	-	0.1	-	V	VCC = 3V, IOLS ≤ 1.75 A SEG1 SEG6
VOLSH	SEG _x	-	0.4	-	V	VCC = 6.5V, IOLS ≤ 11.0 A SEG1 SEG6
VOHLCL	L _{COM}	VCC - 0.3	-	-	V	VCC = 3V, IOHLCOM = -5.25 A
VOHLCH	L _{COM}	VCC - 0.6	-	-	V	VCC = 6.5V, IOHLCOM = -33.0 A
I _{IH}	PROG ₁₋₆	-	1.2	-	μA	VPROG = VCC/2
I _{IL}	PROG ₁₋₆	-	1.2	-	μA	VPROG = VCC/2
IOHLCOM	L _{COM}	-33	-	-	A	A VOHLCH = VCC - 0.6V
IOLS	SEG _x	-	-	11.0	A	A VOLSH = 0.4V
IOL	O _{DQ, EMPT, CHG}	-	-	5.0	A	A VOL = VSS + 0.3V
VOL	O _{DQ, EMPT, CHG}	-	-	0.5	V	IOL ≤ 5 A, DQ, EMPT
VIHDQ	D _Q	2.5	-	-	V	DQ
VILDQ	D _Q	-	-	0.8	V	DQ
RPROG	S _{PROG1-6}	-	-	200	KΩ	PROG1 PROG6
RFLOAT	F _{PROG1-6}	-	5	-	MΩ	PROG1 PROG6

Serial Communication Timing Specification

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
t _{CH}	C ₂₀₁₂	3	-	-	ns	S ₂₀₁₂
t _{CB}	C ₂₀₁₂	3	-	6	ns	
t _{STRH}	S ₂₀₁₂	5	-	-	ns	
t _{STRB}	S ₂₀₁₂	500	-	-	μs	
t _{DSU}	D ₂₀₁₂	-	-	750	μs	
t _{DH}	D ₂₀₁₂	750	-	-	μs	
t _{DV}						

16-Pin SOIC Narro (SN)



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
BQ2012SN-D107	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ2012SN-D107G4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ2012SN-D107TR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ2012SND107TRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2012SN-D107TR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

MECHANICAL DATA

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.010 (0,25) each side.
 - D. Do not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 var

contact their board assembly site for stencil design recommendations. Re
= Customers should contact their board fabrication site for solder mask tolerances between and around sign

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination,