## intersil

## 6-Channel LED Driver with Ultra Low Dimming Capability

## ISL97672B

The ISL97672B is an integrated power LED driver that controls six channels of LED current for LCD backlight applications. The ISL97672B is capable of driving LEDs from 4.5 V to 26.5 V , with a maximum output of 45 V .

The ISL97672B employs an adaptive boost switching architecture that allows Direct PWM dimming with linearity as low as $0.007 \%$ at 200 Hz or $0.8 \%$ at 20 kHz . Dimming can be as high as 30kHz.

The ISL97672B can compensate for non-uniformity of forward voltage drops in the LED strings. Its headroom control circuit monitors the highest LED forward voltage string for output regulation to minimize voltage headroom and power loss in a typical multi-string operation. Typical current matching between channels is $\pm 0.7 \%$.

The ISL97672B features extensive protection functions that flag whenever a fault occurs. The protections include string-open and short-circuit detections, OVP, OTP, and an optional output short-circuit protection with a fault disconnect switch.

The ISL97672B is offered in a compact 20 Ld QFN $3 \times 4$ package and can operate in ambient temperatures of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## Features

- $6 \times 50 \mathrm{~mA}$ Channels
- 4.5V to 26.5V Input
- 45V Output Max
- Adaptive Boost Switching Architecture
- Direct PWM Dimming with Dimming Linearity of $0.007 \% \sim 100 \%$ at 200 Hz or $0.8 \% \sim 100 \%<20 \mathrm{kHz}$
- Adjustable 200kHz to 1.4 MHz Switching Frequency
- Dynamic Headroom Control
- Fault Protections with Latched Flag Indication
- String Open/Short Circuit
- OVP
- OTP
- Optional Output Short-Circuit Fault Protection Switch
- Current Matching $\pm 0.7 \%$
- 20 Ld 3x4 QFN Package


## Applications

- Notebook Displays LED Backlighting
- LCD Monitor LED Backlighting
- Multi-Function Printer Scanning Light Source


FIGURE 1. TYPICAL APPLICATION DIAGRAM


FIGURE 2. DIMMING LINEARITY AT 20kHz

## Block Diagram



FIGURE 3. ISL97672B BLOCK DIAGRAM

## Ordering Information

| PART <br> NUMBER <br> (Notes 1, 2, 3) | PART <br> MARKING | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| ISL97672BIRZ | 672 B | 20 Ld 3x4 QFN | L20.3x4 |
| ISL97672BIRZ-EVAL | Evaluation Board |  |  |

## NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to Tech Brief TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL97672B. For more information on MSL, please see Tech Brief TB363.

Pin Configuration


## Pin Descriptions ( $1=$ Input, $0=$ output, $s=$ Supply $)$

| PIN NAME | PIN \# | TYPE | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| FAULT | 1 | 0 | Fault disconnect switch. |
| VIN | 2 | S | Input voltage for device and LED power. |
| EN | 3 | I | The device needs 4ms for initial power-up Enable. |
| VDC | 4 | S | De-couple capacitor for internally generated supply rail. |
| PWM | 5 | I | PWM brightness control pin. |
| /FLAG | 6 | 0 | /Flag is latched low under any fault condition and resets after input power is recycled or part is re-enabled. This pin <br> is an open drain that needs pull-up. |
| NC | 7 | I | No Connect. |
| FSW | 8 | I | Boost switching frequency set pin by connecting a resistor. See "Switching Frequency" on page 11 for resistor <br> calculation. |
| AGND | 9 | S | Analog Ground for precision circuits. |
| CH0, CH1 | 10,11, | I | Input 0, Input 1, Input 2, Input 3, Input 4, Input 5 to current source, FB, and monitoring. |
| CH2, CH3 <br> CH4, CH5 | 14,15 |  |  |
| OVP | 16 | I | Overvoltage protection input. |
| RSET | 17 | I | Resistor connection for setting LED current (see Equation 1 for calculating the ILED peak). |
| COMP | 18 | 0 | Boost compensation pin. |
| PGND | 19 | S | Power ground (LX Power return). |
| LX | 20 | 0 | Input to boost switch. |

## Table of Contents

Absolute Maximum Ratings ..... 5
Thermal Information. ..... 5
Operating Conditions ..... 5
Electrical Specifications ..... 5
Typical Performance Curves. ..... 7
Theory of Operation. ..... 10
PWM Boost Converter ..... 10
Enable ..... 10
OVP and $\mathrm{V}_{\text {OUt }}$ ..... 10
Current Matching and Current Accuracy ..... 10
Dynamic Headroom Control ..... 11
Dimming Controls ..... 11
Switching Frequency ..... 11
5V Low Dropout Regulator ..... 11
Power-Up Sequencing, Soft-Start, and Fault Management ..... 11
In-Rush Control and Soft-Start ..... 11
Fault Protection and Monitoring ..... 11
Short-Circuit Protection (SCP) ..... 12
Open-Circuit Protection (OCP) ..... 12
Overvoltage Protection (OVP). ..... 12
Undervoltage Lock-out ..... 12
Input Overcurrent Protection ..... 12
Over-Temperature Protection (OTP) ..... 12
Component Selection ..... 14
Input Capacitor ..... 14
Inductor ..... 14
Output Capacitors ..... 15
Output Ripple ..... 15
Schottky Diode ..... 15
Applications ..... 15
High-Current Applications ..... 15
Low-Voltage Operations ..... 15
Compensation ..... 16
Revision History ..... 17
Products .....  17
Package Outline Drawing ..... 18

Absolute Maximum Ratings $\left(\mathrm{TA}=\boldsymbol{+ 2 5}{ }^{\circ} \mathrm{C}\right.$ )

| VIN, EN | 0.3 V to 28 V |
| :---: | :---: |
| FAULT | VIN -8.5V to VIN + 0.3V |
| VDC, COMP, RSET, PWM, OVP, FSW | -0.3 V to 5.5V |
| CHO-CH5, LX | -0.3V to 45V |
| PGND, AGND | -0.3V to 0.3 V |
| NOTE: Voltage ratings are with re |  |



## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathrm{W}\right)$ | $\theta_{\text {Jc }}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 20 Ld QFN Package (Notes 4, 5, 7) | 40 | 2.5 |
| Thermal Characterization (Typical) |  | $\mathrm{PSI}_{\mathrm{JT}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| 20 Ld QFN Package (Note 6) |  | 1 |
| Maximum Continuous Junction Temperature |  | $\ldots+125^{\circ} \mathrm{C}$ |
| Storage Temperature |  | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile $\qquad$ http://www.intersil.com/pbfree/Pb-FreeR | ow.asp | . . see link below |

## Operating Conditions

Temperature Range
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

## NOTES:

4. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
5. For $\theta_{\mathrm{Jc}}$, the "case temp" location is the center of the exposed metal pad on the package underside.
6. $\mathrm{PSI}_{J T}$ is the junction-to-top thermal resistance. If the package top temperature can be measured, with this rating then the die junction temperature can be estimated more accurately than the $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{JC}}$ thermal resistance ratings.
7. Refer to JESD51-7 high effective thermal conductivity board layout for proper via and plane designs.

Electrical Specifications
All specifications are tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=20.1 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 8) | TYP | MAX <br> (Note 8) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ ( ( ${ }^{\text {ate 9) }}$ | Backlight Supply Voltage | $\begin{aligned} & \mathrm{T}_{\mathrm{C}}=<+60^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ | 4.5 |  | 26.5 | V |
| IVIN | VIN Current | $\mathrm{EN}=5 \mathrm{~V}$ |  | 5 |  | mA |
| IVIN_STBY | VIN Shutdown Current | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage | $\begin{aligned} & 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \\ & \mathrm{~F}_{\mathrm{SW}}=600 \mathrm{kHz} \end{aligned}$ |  |  | 45 | V |
|  |  | $\begin{aligned} & 8.55 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}} \leq 26 \mathrm{~V}, \\ & \mathrm{~F}_{\mathrm{SW}}=1.2 \mathrm{MHz} \end{aligned}$ |  |  | 45 | V |
|  |  | $\begin{aligned} & 4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}} \leq 8.55 \mathrm{~V}, \\ & \mathrm{~F}_{\mathrm{SW}}=1.2 \mathrm{MHz} \end{aligned}$ |  |  | $\mathrm{V}_{\mathrm{IN}} / 0.19$ | V |
| $\mathrm{V}_{\text {UVLO }}$ | Undervoltage Lock-out Threshold |  | 2.1 |  | 2.6 | V |
| $\mathrm{V}_{\text {UVLO_HYS }}$ | Undervoltage Lock-out Hysteresis |  |  | 200 |  | mV |
| ENABLE AND PWM GENERATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Guaranteed Range for PWM Input Low Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Guaranteed Range for PWM Input High Voltage |  | 1.5 |  | VDD | V |
| FPWM | PWM Input Frequency Range |  | 200 |  | 30,000 | Hz |
| $\mathrm{t}_{\mathrm{ON}}$ | Minimum On Time |  | 250 |  | 350 | ns |

Electrical Specifications
All specifications are tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\text {SET }}=20.1 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | DESCRIPTION | CONDITION | MIN <br> (Note 8) | TYP | MAX <br> (Note 8) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REGULATOR |  |  |  |  |  |  |
| VDC | LDO Output Voltage | $\mathrm{V}_{\text {IN }}>6 \mathrm{~V}$ | 4.55 | 4.8 | 5 | V |
| IVDC_STBY | Standby Current | $\mathrm{EN}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| VLDO | VDC LDO Droop Voltage | $\mathrm{V}_{\mathrm{IN}}>5.5 \mathrm{~V}, 20 \mathrm{~mA}$ |  | 20 | 200 | mV |
| EN ${ }_{\text {Low }}$ | Guaranteed Range for EN Input Low Voltage |  |  |  | 0.5 | V |
| $\mathrm{EN}_{\mathrm{Hi}}$ | Guaranteed Range for EN Input High Voltage |  | 1.8 |  |  | V |
| BOOST |  |  |  |  |  |  |
| SW ${ }_{\text {ILimit }}$ | Boost FET Current Limit |  | 1.5 | 2.0 | 2.7 | A |
| $\mathrm{r}_{\mathrm{DS}(\mathrm{ON})}$ | Internal Boost Switch ON-Resistance | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 235 | 300 | $\mathrm{m} \Omega$ |
| SS | Soft-start | 100\% LED Duty Cycle |  | 7 |  | ms |
| Eff_peak | Peak Efficiency | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, 72 \text { LEDs, } 20 \mathrm{~mA} \\ & \text { each, } \mathrm{L}=10 \mu \mathrm{H} \text { with } \mathrm{DCR} \\ & 101 \mathrm{~m} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 92.9 |  | \% |
|  |  | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, 60 \text { LEDs, } 20 \mathrm{~mA}$ <br> each, $L=10 \mu \mathrm{H}$ with DCR $101 \mathrm{~m} \Omega, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90.8 |  | \% |
| $\Delta \mathrm{I}_{\text {OUT }} / \Delta \mathrm{V}_{\text {IN }}$ | Line Regulation |  |  | 0.1 |  | \% |
| $\mathrm{D}_{\text {max }}$ | Boost Maximum Duty Cycle | $\mathrm{F}_{\text {SW }}=600 \mathrm{kHz}$ | 90 |  |  | \% |
|  |  | $\mathrm{F}_{\text {SW }}=1.2 \mathrm{MHz}$ | 81 |  |  | \% |
| $\mathrm{D}_{\text {min }}$ | Boost Minimum Duty Cycle | $\mathrm{F}_{\text {SW }}=600 \mathrm{kHz}$ |  |  | 9.5 | \% |
|  |  | $\mathrm{F}_{\text {SW }}=1.2 \mathrm{MHz}$ |  |  | 17 | \% |
| $\mathrm{f}_{\mathrm{S}}$ | Minimum Switching Frequency | $\mathrm{R}_{\text {FSW }}=200 \mathrm{k} \Omega$ | 175 | 200 | 235 | kHz |
| $\mathrm{f}_{S}$ | Maximum Switching Frequency | $\mathrm{R}_{\mathrm{FSW}}=33 \mathrm{k} \Omega$ | 1.312 | 1.50 | 1.69 | MHz |
| ILX_leakage | LX Leakage Current | $L X=45 V, E N=0$ |  |  | 10 | $\mu \mathrm{A}$ |
| CURRENT SOURCES |  |  |  |  |  |  |
| $\mathrm{I}_{\text {MATCH }}$ | Channel-to-Channel Current Matching | $\begin{aligned} & \mathrm{R}_{\mathrm{SET}}=20.1 \mathrm{k} \Omega \\ & \left(\mathrm{I}_{\mathrm{OUT}}=20 \mathrm{~mA}\right) \end{aligned}$ |  | $\pm 0.7$ | $\pm 1.0$ | \% |
| $\mathrm{I}_{\text {ACC }}$ | Current Accuracy |  | -1.5 |  | +1.5 | \% |
| $\mathrm{V}_{\text {headroom }}$ | Dominant Channel Current Source Headroom at IIN Pin | $\begin{aligned} & \mathrm{I}_{\mathrm{LED}}=20 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 500 |  | mV |
| $\mathrm{V}_{\text {RSET }}$ | Voltage at RSET Pin | $\mathrm{R}_{\text {SET }}=20.1 \mathrm{k} \Omega$ | 1.2 | 1.22 | 1.24 | V |
| $\mathrm{l}_{\text {LEDmax }}$ | Maximum LED Current per Channel | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=45 \mathrm{~V}, \\ & \mathrm{~F}_{\mathrm{SW}}=1.2 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \end{aligned}$ |  | 50 |  | mA |
| FAULT DETECTION |  |  |  |  |  |  |
| VSC | Short Circuit Threshold | PWM Dimming $=100 \%$ | 7.5 | 8.2 |  | V |
| Temp_shtdwn | Temperature Shutdown Threshold |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Temp_Hyst | Temperature Shutdown Hysteresis |  |  | 23 |  | ${ }^{\circ} \mathrm{C}$ |
| VOVPIo | Overvoltage Limit on OVP Pin |  | 1.19 |  | 1.25 | V |
| FLAG_ON | Fault Flag | When Fault Occurs, $\mathrm{I}_{\text {PULLUP }}=4 \mathrm{~mA}$ |  | 0.4 |  | V |
| FAULT PIN |  |  |  |  |  |  |
| $\mathrm{I}_{\text {FAULT }}$ | Fault Pull-down Current | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}$ | 12 | 21 | 30 | $\mu \mathrm{A}$ |

Electrical Specifications All specifications are tested at $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{SET}}=20.1 \mathrm{k} \Omega$, unless otherwise noted.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 8) | TYP | MAX <br> (Note 8) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {FAULT }}$ | Fault Clamp Voltage with Respect to $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\mathrm{IN}}=12, \mathrm{~V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{FAULT}}$ | 6 | 7 | 8.3 | V |
| LXstart_thres | LX Start-up Threshold |  | 0.9 |  | 1.2 | V |
| $\mathrm{ILX}_{\text {Startup }}$ | LX Start-up Current | $\mathrm{VDC}=5.0 \mathrm{~V}$ | 1 | 3.5 | 5 | mA |

## NOTES:

8. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
9. At maximum $\mathrm{V}_{\text {IN }}$ of 26.5 V , minimum $\mathrm{V}_{\text {OUT }}$ is 28 V . Minimum $\mathrm{V}_{\text {OUT }}$ can be lower at lower $\mathrm{V}_{\mathrm{IN}}$.

## Typical Performance Curves



FIGURE 4. EFFICIENCY vs UP TO 20mA LED CURRENT (100\% LED DUTY CYCLE) vs $\mathrm{V}_{\mathbf{I N}}$


FIGURE 6. EFFICIENCY vs $\mathrm{V}_{\text {IN }}$ vs SWITCHING FREQUENCY AT 20mA (100\% LED DUTY CYCLE)


FIGURE 5. EFFICIENCY vs UP TO 30mA LED CURRENT (100\% LED DUTY CYCLE) vs $V_{I N}$


FIGURE 7. EFFICIENCY vs $V_{\text {IN }}$ vs SWITCHING FREQUENCY AT 30mA (100\% LED DUTY CYCLE)

## Typical Performance Curves (continued)



FIGURE 8. EFFICIENCY vs $V_{\text {IN }}$ vs TEMPERATURE AT $\mathbf{2 0 m A}(\mathbf{1 0 0} \%$ LED DUTY CYCLE)


FIGURE 10. CURRENT LINEARITY vs LOW LEVEL PWM DIMMING DUTY CYCLE vs $V_{I N}$


FIGURE 12. $\mathrm{V}_{\text {OUT }}$ RIPPLE VOLTAGE, $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, 6 \mathrm{P} 12 \mathrm{~S}$ AT 20mA/CHANNEL


FIGURE 9. CHANNEL-TO-CHANNEL CURRENT MATCHING


FIGURE 11. $\mathrm{V}_{\text {HEADROOM }}$ vs $\mathrm{V}_{\text {IN }}$ AT 20 mA


FIGURE 13. IN-RUSH and LED CURRENT AT $\mathrm{V}_{\text {IN }}=6 \mathrm{~V}$ FOR 6P12S AT 20mA/CHANNEL

## Typical Performance Curves (continued)



FIGURE 14. IN-RUSH AND LED CURRENT AT $V_{\text {IN }}=12 \mathrm{~V}$ FOR 6P12S AT 20mA/CHANNEL


FIGURE 16. LINE REGULATION WITH VIN CHANGE FROM 26V TO 6V FOR 6P12S AT 20mA/CHANNEL


FIGURE 15. LINE REGULATION WITH V ${ }_{I N}$ CHANGE FROM $6 V$ TO 26V, $\mathrm{V}_{\mathrm{IN}}=\mathbf{1 2 V}, 6 \mathrm{P} 12 \mathrm{~S}$ AT 20mA/CHANNEL


FIGURE 17. LOAD REGULATION WITH ILED CHANGE FROM 0\% TO 100\% PWM DIMMING, $V_{\text {IN }}=12 \mathrm{~V}, 6$ P12S AT 20mA/CHANNEL


FIGURE 18. LOAD REGULATION WITH I LED CHANGE FROM 100\% TO 0\% PWM DIMMING, $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, 6 \mathrm{P} 12 \mathrm{~S}$ AT 20mA/CHANNEL

## Theory of Operation

## PWM Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED stack with the highest forward voltage drop to run at the programmed current. The ISL97672B employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for notebook backlight applications in which drained batteries can be instantly changed to an AC/DC adapter without noticeable visual disturbance. The number of LEDs that can be driven by ISL97672B depends on the type of LED chosen in the application. The ISL97672B is capable of boosting up to 45 V and typically driving 13 LEDs in series for each of the 8 channels, enabling a total of 104 pieces of the $3.2 \mathrm{~V} / 20 \mathrm{~mA}$ type of LEDs.

## Enable

The Enable pin is used to enable the device. The Enable pin should not float. If it does, a 10k or higher pull-down resistor should be added.

## OVP and $\mathrm{V}_{\text {out }}$

The Overvoltage Protection (OVP) pin has a function of setting the overvoltage trip level as well as limiting the $\mathrm{V}_{\text {OUT }}$ regulation range.

The ISL97672B OVP threshold is set by $\mathrm{R}_{\text {UPPER }}$ and $\mathrm{R}_{\text {LOWER }}$ such that:
$\mathrm{V}_{\text {OUT_O }} \mathrm{ovp}=1.21 \mathrm{~V} *\left(\mathrm{R}_{\text {UPPER }}+\mathrm{R}_{\text {LOWER }}\right) / \mathrm{R}_{\text {LOWER }}$
and $V_{\text {OUT }}$ can only regulate between $60 \%$ and $100 \%$ of the $V_{\text {out_ovp such that: }}$

Allowable $\mathrm{V}_{\text {OUT }}=60 \%$ to $100 \%$ of $\mathrm{V}_{\text {OUT_O }}$ ovp
if, for example, 10 LEDs are used with the worst-case $V_{\text {OUT }}$ of 35 V .

If $R_{1}$ and $R_{2}$ are chosen such that the OVP level is set at 40V, then $\mathrm{V}_{\text {OUT }}$ is allowed to operate between 24 V and 40 V . If the $\mathrm{V}_{\text {OUT }}$ requirement is changed to an application of six LEDs of 21 V , then the OVP level must be reduced. Users should follow the
$V_{\text {OUT }}=(60 \% \sim 100 \%)$ OVP level requirement; otherwise, the headroom control will be disturbed such that the channel voltage can be much higher than expected. This can sometimes prevent the driver from operating properly.

The ratio of the OVP capacitors should be the inverse of the OVP resistors. For example, if $\mathrm{R}_{\text {UPPER }} / R_{\text {LOWER }}=33 / 1$, then
$C_{\text {UPPER }} / C_{\text {LOWER }}=1 / 33$ with $C_{\text {UPPER }}=100 \mathrm{pF}$ and
$C_{\text {LOWER }}=3.3 \mathrm{nF}$.

## Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in Figure 19.
The LED peak current is set by translating the $\mathrm{R}_{\text {SET }}$ current to the output, with a scaling factor of $401.8 / \mathrm{R}_{\mathrm{SET}}$. The source terminals of the current source MOSFETs are designed to run at 500 mV to optimize power loss versus accuracy requirements. The sources of errors of the channel-to-channel current matching come from
the op amp's offset, internal layout, and reference, and these parameters are optimized for current matching and absolute current accuracy. The absolute accuracy is also determined by the external $\mathrm{R}_{\text {SET }}$. A 1\% tolerance resistor should be used.


FIGURE 19. SIMPLIFIED CURRENT SOURCE CIRCUIT

## Dynamic Headroom Control

The ISL97672B features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or effectively the lowest voltage from any of the CH0 through CH5 pins. When this lowest channel voltage is lower than the short-circuit threshold, $\mathrm{V}_{\mathrm{Sc}}$, this voltage is used as the feedback signal for the boost regulator. The boost adjusts the output to the correct level such that the lowest channel pin is at the target headroom voltage. Since all LED stacks are connected to the same output voltage, the other channel pins will have a higher voltage, but the regulated current source circuit on each channel ensures that each channel has the same current. The output voltage regulates cycle by cycle, and it is always referenced to the highest forward voltage string in the architecture.

## Dimming Controls

The ISL97672B allows two ways of controlling the LED current, and therefore, the brightness. They are:

1. DC current adjustment
2. PWM chopping of the LED current defined in Step 1.

## MAXIMUM DC CURRENT SETTING

The initial brightness should be set by choosing an appropriate value for $\mathrm{R}_{\text {SET }}$. This should be chosen to fix the maximum possible LED current:
$\mathrm{I}_{\text {LED max }}=\frac{401.8}{\mathrm{R}_{\mathrm{SET}}}$
For example, if the maximum required LED current
$\left(I_{\text {LED }}^{(\max )}\right)$ is 20 mA , rearranging Equation 1 yields Equation 2:
$\mathrm{R}_{\mathrm{SET}}=401.8 / 0.02=20.1 \mathrm{k} \Omega$

## PWM CURRENT CONTROL

The ISL97672B employs direct PWM dimming such that the output PWM dimming follows directly with the input PWM signal without modifying the input frequency. The average LED current of each channel can be calculated as shown in Equation 3:
$I_{\text {LED (ave) }}=I_{\text {LED }} \times P W M$

## Switching Frequency

The boost switching frequency can be adjusted by a resistor as shown in Equation 4:
$f_{S W}=\frac{\left(5 \times 10^{10}\right)}{R_{\text {FSW }}}$
where $f_{S W}$ is the desirable boost switching frequency, and $R_{F S W}$ is the setting resistor.

## 5V Low Dropout Regulator

A 5 V low dropout (LDO) regulator is present at the VDC pin to develop the necessary low-voltage supply, which is used by the chip's internal control circuitry. Because VDC is an LDO pin, it requires a bypass capacitor of $1 \mu \mathrm{~F}$ or more for the regulation. The VDC pin can be used as a coarse reference as long as it is sourcing only a few milliamps.

## Power-Up Sequencing, Soft-Start, and Fault Management

To reduce in-rush current as various bulk capacitors charge up, the ISL97672B includes circuits to manage input current draw during normal start-up. The ISL97672B also detects several external fault conditions and acts to limit fault energy and prevent continued start-up while detected faults exist. Optionally, an external high-side PFET can be fitted in series with VIN. The ISL97672B turns this fault protection PFET off in the event of a short fault to ground in the boost converter. This action prevents damage to the system's main power supply in such an overload condition.

## In-Rush Control and Soft-Start

The ISL97672B has separate, built-in, independent in-rush control and soft-start functions. The in-rush control function is built around the short-circuit protection FET and is only available in applications that include this device. At start-up, the fault protection FET is turned on slowly due to a $30 \mu \mathrm{~A}$ pull-down current output from the FAULT pin. This discharges the fault FET's gate-source capacitance, turning on the FET in a controlled fashion. As this happens, the output capacitor is charged slowly through the low-current FET before it becomes fully enhanced. This results in a low in-rush current. This current can be further reduced by adding a capacitor (in the 1 nF to 5 nF range) across the gate source terminals of the FET.

Once the chip detects that the fault protection FET is turned on fully, it assumes that in-rush is complete. At this point, the boost regulator begins to switch, and the current in the inductor ramps up. The current in the boost power switch is monitored, and switching is terminated in any cycle in which the current exceeds the current limit. The ISL97672B includes a soft-start feature in which this current limit starts at a low value ( 275 mA ). This value
is stepped up to the final 2.2A current limit in seven additional steps of 275 mA each. These steps happen over at least 8 ms and are extended at low LED PWM frequencies if the LED duty cycle is low. This extension allows the output capacitor to charge to the required value at a low current limit and prevents high input current for systems that have only a low to medium output current requirement.
For systems with no master fault protection FET, the in-rush current flows towards $\mathrm{C}_{\text {OUT }}$ when $\mathrm{V}_{\text {IN }}$ is applied. The in-rush current is determined by the ramp rate of $\mathrm{V}_{\mathrm{IN}}$ and the values of $\mathrm{C}_{\text {OUT }}$ and L .

## Fault Protection and Monitoring

The ISL97672B features extensive protection functions to cover all perceivable failure conditions. The /FLAG pin is a latched open-drain output that monitors string open, LED short, $\mathrm{V}_{\text {OUT }}$ short, and overvoltage and over-temperature conditions. This pin resets only when input power is recycled or the part is re-enabled.
The failure mode of an LED can be either an open circuit or a short. The behavior of an open-circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a Zener diode, which is integrated into the device in parallel with the now-opened LED.
For basic LEDs (which do not have built-in Zener diodes), an open-circuit failure of an LED results only in the loss of one channel of LEDs, without affecting other channels. Similarly, a short-circuit condition on a channel that results in that channel being turned off does not affect other channels unless a similar fault is occurring.

Due to the lag in boost response to any load change at its output, certain transient events (such as LED current steps or significant step changes in LED duty cycle) can transiently look like LED fault modes. The ISL97672B uses feedback from the LEDs to determine when it is in a stable operating region and prevents apparent faults during these transient events from allowing any of the LED stacks to fault out. See Table 1 for details.

A fault condition that results in an input current that exceeds the device's electrical limits will result in a shutdown of all output channels.

## Short-Circuit Protection (SCP)

The short-circuit detection circuit monitors the voltage on each channel and disables faulty channels that are above approximately 7.5 V (this action is described in Table 1 on page 13).

## Open-Circuit Protection (OCP)

When one of the LEDs becomes an open circuit, it can behave as either an infinite resistance or as a gradually increasing finite resistance. The ISL97672B monitors the current in each channel such that any string that reaches the intended output current is considered "good." Should the current subsequently fall below the target, the channel is considered an "open circuit." Furthermore, should the boost output of the ISL97672B reach the OVP limit, or should the lower over-temperature threshold be reached, all channels that are not good are immediately considered to be open circuit. Detection of an open circuit channel results in a time-out
before the affected channel is disabled. This time-out is sped up when the device is above the lower over-temperature threshold, in an attempt to prevent the upper over-temperature trip point from being reached.

Some users employ special types of LEDs that have a Zener diode structure in parallel with the LED. This configuration provides ESD enhancement and enables open-circuit operation. When this type of LED is open circuited, the effect is as if the LED forward voltage has increased but the lighting level has not increased. Any affected string will not be disabled, unless the failure results in the boost OVP limit being reached, which allows all other LEDs in the string to remain functional. In this case, care should be taken that the boost OVP limit and SCP limit are set properly, to ensure that multiple failures on one string do not cause all other good channels to fault out. This condition could arise if the increased forward voltage of the faulty channel makes all other channels look as if they have LED shorts. See Table 1 for details of responses to fault conditions.

## Overvoltage Protection (OVP)

The integrated OVP circuit monitors the output voltage and keeps the voltage at a safe level. The OVP threshold is set as shown in Equation 5:

$$
\begin{equation*}
\text { OVP }=1.21 \mathrm{~V} \times\left(\mathrm{R}_{\text {UPPER }}+\mathrm{R}_{\text {LOWER }}\right) / \mathrm{R}_{\text {LOWER }} \tag{EQ.5}
\end{equation*}
$$

The resistors should be large, to minimize power loss. For example, a $1 \mathrm{M} \Omega \mathrm{R}_{\text {UPPER }}$ and a $30 \mathrm{k} \Omega \mathrm{R}_{\text {LowER }}$ sets OVP to 41.2 V . Large OVP resistors also allow $\mathrm{C}_{\text {OUT }}$ to discharge slowly during the PWM Off time. Parallel capacitors should also be placed across the OVP resistors such that $\mathrm{R}_{\text {UPPER }} / \mathrm{R}_{\text {LOWER }}=\mathrm{C}_{\text {LOWER }} / \mathrm{C}_{\text {UPPER }}$. Using a $C_{\text {UPPER }}$ value of at least 30 pF is recommended. These capacitors reduce the AC impedance of the OVP node, which is important when using high-value resistors.

## Undervoltage Lock-out

If the input voltage falls below the UVLO level of 2.45 V , the device stops switching and is reset. Operation restarts only when $\mathrm{V}_{\mathrm{IN}}$ returns to the normal operating range.

## Input Overcurrent Protection

During a normal switching operation, the current through the internal boost power FET is monitored. If the current exceeds the current limit, the internal switch is turned off. Monitoring occurs on a cycle-by-cycle basis in a self-protecting way.

Additionally, the ISL97672B monitors the voltage at the LX and OVP pins. At start-up, the LX pins inject a fixed current into the output capacitor. The device does not start unless the voltage at LX exceeds 1.2 V . The OVP pin is also monitored such that if it rises above and subsequently falls below $20 \%$ of the target OVP level, the input protection FET is also switched off.

## Over-Temperature Protection (OTP)

The ISL97672B includes two over-temperature thresholds. The lower threshold is set to $+130^{\circ} \mathrm{C}$. When this threshold is reached, any channel that is outputting current at a level significantly below the regulation target is treated as "open circuit" and is disabled after a time-out period. This time-out period is reduced to $800 \mu \mathrm{~s}$ when it is above the lower threshold. The lower threshold isolates and disables bad channels before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to $+150^{\circ} \mathrm{C}$. Each time this threshold is reached, the boost stops switching, and the output current sources switch off. Once the device has cooled to approximately $+100^{\circ} \mathrm{C}$, the device restarts, with the DC LED current level reduced to $75 \%$ of the initial setting. If dissipation persists, subsequent hitting of the limit causes identical behavior, with the current reduced in steps to $50 \%$ and finally $\mathbf{2 5 \%}$. Unless disabled via the EN pin, the device stays in an active state throughout.

For complete details of fault protection conditions, see Figure 20 and Table 1.


FIGURE 20. SIMPLIFIED FAULT PROTECTIONS

TABLE 1. PROTECTIONS TABLE

| CASE | FAILURE MODE | DETECTION MODE | FAILED CHANNEL ACTION | GOOD CHANNEL ACTION | $\begin{gathered} \text { Vout }_{\text {OUT }} \\ \text { REGULATED BY } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | CHO short circuit | Upper Over-Temperature Protection limit (OTP) not triggered, and $\mathrm{CHO}<7.5 \mathrm{~V}$ | CHO ON and burns power. | CH1 through CH5 Normal | Highest VF of CH1 through CH5 |
| 2 | CHO short circuit | Upper OTP triggered, but VCHO < 7.5V | All channels go off until chip cools, and then come back on with current reduced to 76\%. Subsequent OTP triggers further reduce $\mathrm{I}_{\text {OUT }}$. | Same as CHO | Highest VF of CH1 through CH5 |
| 3 | CHO short circuit | Upper OTP not triggered, but $\mathrm{CHO}>7.5 \mathrm{~V}$ | CH1 disabled after six PWM cycle time-outs. | CH1 through CH5 Normal | Highest VF of CH1 through CH5 |
| 4 | CHO open circuit with infinite resistance | Upper OTP not triggered, and CHO < 7.5V | $\mathrm{V}_{\text {OUT }}$ ramps to OVP. CH1 times out after six PWM cycles and switches off. $V_{\text {OUt }}$ drops to normal level. | CH1 through CH5 Normal | Highest VF of CH1 through CH5 |
| 5 | CHO LED open circuit but has paralleled Zener | Upper OTP not triggered, and CHO < 7.5V | CH1 remains ON and has highest VF; thus, $\mathrm{V}_{\text {OUT }}$ increases. | CH1 through CH5 ON, Q1 through Q5 burn power | VF of CHO |

TABLE 1. PROTECTIONS TABLE (Continued)

| CASE | FAILURE MODE | DETECTION MODE | FAILED CHANNEL ACTION | GOOD CHANNEL ACTION | $V_{\text {OUT }}$ REGULATED BY |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | CHO LED open circuit but has paralleled Zener | Upper OTP triggered, but CHO < 7.5V | All channels go off until chip cools, and then come back on with current reduced to 76\%. Subsequent OTP triggers further reduce $\mathrm{I}_{\text {OUT }}$. | Same as CHO | VF of CHO |
| 7 | CHO LED open circuit but has paralleled Zener | Upper OTP not triggered, but $\mathrm{CHx}>7.5 \mathrm{~V}$ | CHO remains ON and has highest VF; thus, $\mathrm{V}_{\text {OUT }}$ increases. | $\mathrm{V}_{\text {OUT }}$ increases, then CH-X switches OFF after six PWM cycles. This is an unwanted shut off and can be prevented by setting OVP at an appropriate level. | VF of CHO |
| 8 | Channel-to-channel $\Delta V F$ too high | Lower OTP triggered, but $\mathrm{CHx}<7.5 \mathrm{~V}$ | Any channel below the target current faults out after six PWM cycles. Remaining channels are driven with normal current. |  | Highest VF of CHO through CH5 |
| 9 | Channel-to-channel $\Delta V F$ too high | Upper OTP triggered, but $\mathrm{CHx}<7.5 \mathrm{~V}$ | All channels go off until chip cools and then come back on with current reduced to $76 \%$. Subsequent OTP triggers further reduce $I_{\text {OUT }}$. |  | Highest VF of CHO through CH5 |
| 10 | Output LED stack voltage too high | $\mathrm{V}_{\text {OUT }}>$ VOVP | Any channel that is below the target current times out after six PWM cycles, and $V_{\text {OUT }}$ returns to normal regulation voltage required for other channels. |  | Highest VF of CHO through CH5 |
| 11 | $\mathrm{V}_{\text {OUT }} /$ LX shorted to GND at start-up, or $\mathrm{V}_{\text {OUT }}$ shorted in operation | LX current and timing monitored. OVP pins monitored for excursions below 20\% of OVP threshold. | Chip is permanently shut down 31 ms after power-up if $\mathrm{V}_{\mathrm{OUT}} / \mathrm{Lx}$ is shorted to GND. |  |  |

## Component Selection

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On time is equal to the change of inductor current during the switching regulator Off time. As shown in Equations 6 and 7, since the voltage across an inductor is:
$\mathbf{V}_{\mathbf{L}}=\mathbf{L} \times \Delta \mathbf{I}_{\mathbf{L}} / \Delta \mathbf{t}$
and $\Delta \mathrm{I}_{\mathrm{L}}$ @ On = $\Delta \mathrm{I}_{\mathrm{L}}$ @ Off, therefore:
$\left(V_{1}-0\right) / L \times D \times t_{S}=\left(V_{0}-V_{D}-V_{I}\right) / L \times(1-D) \times t_{S}$
where $D$ is the switching duty cycle defined by the turn-on time over the switching period. $\mathrm{V}_{\mathrm{D}}$ is a Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for $\mathrm{V}_{\mathrm{D}}$ gives the boost ratio and duty cycle, respectively, as shown in Equations 8 and 9:

$$
\begin{align*}
& V_{0} / V_{1}=1 /(1-D)  \tag{EQ.8}\\
& D=\left(V_{0}-V_{1}\right) / v_{0} \tag{EQ.9}
\end{align*}
$$

## Input Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. The capacitors reduce interaction between the regulator and input supply, thus improving system stability. The high switching frequency of the loop causes almost all ripple current to flow into the input capacitor, which must be rated accordingly.

A capacitor with low internal series resistance should be chosen to minimize heating effects and to improve system efficiency. The X5R and X7R ceramic capacitors offer small size and a lower
value for temperature and voltage coefficient compared to other ceramic capacitors.

In boost mode, input current flows continuously into the inductor, with an AC ripple component proportional to the rate of inductor charging only. In this mode, smaller-value input capacitors may be used. An input capacitor of at least $10 \mu \mathrm{~F}$ is recommended. Ensure that the voltage rating of the input capacitor is able to handle the full supply range.

## Inductor

Inductor selection should be based on its maximum current ( $\mathrm{I}_{\mathrm{SAT}}$ ) characteristics, power dissipation (DCR), EMI susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance, and stability.

Inductor maximum current capability must be adequate to handle the peak current in the worst-case condition. If an inductor core with too low a current rating is chosen, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak-to-average current level, poor efficiency, and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI-susceptible applications, such as LED backlighting.

The peak current can be derived from the voltage across the inductor during the Off period, as shown in Equation 10:

$$
\begin{equation*}
I L_{\text {peak }}=\left(V_{0} \times I_{0}\right) /\left(85 \% \times V_{1}\right)+1 / 2\left[V_{1} \times\left(V_{0}-V_{1}\right) /\left(L \times V_{0} \times f_{s}\right)\right] \tag{EQ.10}
\end{equation*}
$$

The value of $85 \%$ is an average term for the efficiency approximation. The first term is average current that is inversely proportional to the input voltage. The second term is inductor
current change that is inversely proportional to $L$ and $f_{\mathrm{S}}$. As a result, for a given switching frequency and minimum input voltage at which the system operates, the inductor $I_{\text {SAT }}$ must be chosen carefully. Usually, at a given inductor size, the larger the inductance, the higher the series resistance because of the extra winding of the coil. Thus, the higher the inductance, the lower the peak current capability. The ISL97672B current limit may also have to be considered.

## Output Capacitors

The output capacitor smooths the output voltage and supplies load current directly during the conduction phase of the power switch. Output ripple voltage consists of the discharge of the output capacitor for I LPEAK during FET On and the voltage drop due to flow through the ESR of the output capacitor. The ripple voltage can be shown as Equation 11:
$\Delta V_{C O}=\left(I_{0} / C_{0} \times D / f_{S}\right)+\left(\left(I_{0} \times E S R\right)\right.$
The conservation of charge principle shown in Equation 9 also indicates that, during the boost switch Off period, the output capacitor is charged with the inductor ripple current, minus a relatively small output current in boost topology. As a result, the user must select an output capacitor with low ESR and adequate input ripple current capability.

## Output Ripple

The value of $\Delta \mathrm{V}_{\mathrm{Co}}$ can be reduced by increasing $\mathrm{C}_{0}$ or $\mathrm{f}_{\mathrm{S}}$, or by using small ESR capacitors. In general, ceramic capacitors are the best choice for output capacitors in small- to medium-sized LCD backlight applications, due to their cost, form factor, and low ESR.

A larger output capacitor also eases driver response during the PWM dimming Off period, due to the longer sample and hold effect of the output drooping. The driver does not need to boost harder in the next On period that minimizes transient current. The output capacitor is also needed for compensation, and in general, $2 \times 4.7 \mu \mathrm{~F} / 50 \mathrm{~V}$ ceramic capacitors are suitable for notebook display backlight applications.

## Schottky Diode

A high-speed rectifier diode is necessary to prevent excessive voltage overshoot, especially in the boost configuration. Schottky diodes are the preferred choice because of their low forward voltage and reverse leakage current, which minimize losses. Although the Schottky diode turns on only during the boost switch Off period, it carries the same peak current as the inductor, and therefore, a suitable current-rated Schottky diode must be used.

## Applications

## High-Current Applications

Each channel of the ISL97672B can support up to 30 mA . For applications that need higher current, multiple channels can be grouped to achieve the desired current (Figure 21). For example, the cathode of the last LED can be connected to CHO through CH 2 ; this configuration can be treated as a single string with 90 mA current driving capability.


FIGURE 21. GROUPING MULTIPLE CHANNELS FOR HIGH CURRENT APPLICATIONS

## Low-Voltage Operations

The ISL97672B VIN pin can be separately biased from the LED power input to allow low-voltage operation. For systems that have only a single supply, $\mathrm{V}_{\text {OUT }}$ can be tied to the driver VIN pin to allow initial start-up (Figure 22). The circuit works as follows: when the input voltage is available and the device is not enabled, $\mathrm{V}_{\text {OUT }}$ follows $\mathrm{V}_{\mathrm{IN}}$ with a Schottky diode voltage drop. The $\mathrm{V}_{\text {OUT }}$ bootstrapped to the VIN pin allows initial start-up, once the part is enabled. Once the driver starts up with $\mathrm{V}_{\text {OUT }}$ regulating to the target, the VIN pin voltage also increases. As long as $\mathrm{V}_{\text {OUT }}$ does not exceed 26.5 V and the extra power loss on $\mathrm{V}_{\mathrm{IN}}$ is acceptable, this configuration can be used for input voltage as low as 3.0 V . The Fault Protection FET feature cannot be used in this configuration.

For systems that have dual supplies, the VIN pin can be biased from 5 V to 12 V , while input voltage can be as low as 2.7 V (Figure 23). In this configuration, VBIAS must be greater than or equal to VIN to use the fault FET.


FIGURE 22. SINGLE SUPPLY 3.0V OPERATION


FIGURE 23. DUAL SUPPLY 2.7V OPERATION

## Compensation

The ISL97672B has two main elements in the system: the Current Mode Boost Regulator, and the op amp-based, multi-channel current sources. The ISL97672B incorporates a transconductance amplifier in its feedback path to allow the user better regulation and some level of adjustment on the transient response. The ISL97672B uses current mode control architecture, which has a fast current sense loop and a slow voltage feedback loop. The fast current feedback loop does not require any compensation, but for stable operation, the slow voltage loop must be compensated. The compensation network is a series Rc, Cc1 network from COMP pin to ground, with an optional Cc2 capacitor connected to the COMP pin. The Rc sets the high-frequency integrator gain for fast transient response, and the Cc1 sets the integrator zero to ensure loop stability. For most applications, Rc is in the range of $15 \mathrm{k} \Omega$, and Cc 1 is in the range of 2.2 nF . Depending upon the PCB layout, for stability, a Cc 2 in the range of 47 pF may be needed to create a pole to cancel the output capacitor ESR's zero effect.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| June 13, 2012 | FN7995.0 | Initial Release |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL97672B

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at: http://rel.intersil.com/reports/search.php without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## L20.3x4

20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 3/10


TOP VIEW


TYPICAL RECOMMENDED LAND PATTERN

$\begin{aligned} 20 \times 0.40 \pm 0.10 \rightarrow L & \underline{\underline{\text { BOTTOM VIEW }}}\end{aligned}$

DETAIL "X"

## NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.

Tiebar shown (if present) is a non-functional feature.
6.

The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 indentifier may be either a mold or mark feature.

