


Feature


General Description




▶ A	2050	2050
▶ C	C	5. D
▶ 1/2	C	D, FE
▶)	C	2050
▶)		2050
▶)		EF
▶ D		
▶ ED		
▶ 16		

b.2050H

Pin De c i i n




Functional Decision General Outline




b. 2050H


V l a g e T h e h l d



RBI In



Tem e a e




TMP (he)

Tem e a e Range

0	< -30 C
1	-30 C ~ -20 C
2	-20 C ~ -10 C
34	

La. C n i d e a i n



Ga Ge O e a i n






Figure 2.0 e a i n a l O e r i e

2.



Example: Selecting a PFC Value



CACD



FE
15
C
B > C
0°C
60°C
CFC

E S mma
Ca aci . Inacc a e
D
D
DC
A
D
C



A C (C)
AC; D C
D DC 255.
(C) D
64
C en -Sen ing E
6 2050
7 A

b-2050H

Table 7. Vos-Relat ed C en Sen e E (C en = 1A)

Vos (μ V)	Sen e Re i			
	20	50	100	Ω
50	0.25	0.10	0.05	%
100	0.50	0.20	0.10	%
150	0.75	0.30	0.15	%
180	0.90	0.36	0.18	%


C mm nica ing Wi h he b-2050H



b-2050H C mmand C de and Regi e

C mmand C de

C mmand C de Bi							
7	6	5	4	3	2	1	0
W	-	-	-	-	-	-	-



TD201807.eps


b2050H

Table 8. b2050H Command and Status Register


S. mb l	Register Name	L c. (hex)	Read/Write	Control Field							
				7(MSB)	6	5	4	3	2	1	0(LSB)
F - 1		01		C -	B -	A -	C	D	1	ED 1	ED F
		02		3	2	1	0	3	2	1	0
MAC		03	✓	MAC 7	MAC 6	MAC 5	MAC 4	MAC 3	MAC 2	MAC 1	MAC 0
MAC		17	✓	MAC 7	MAC 6	MAC 5	MAC 4	MAC 3	MAC 2	MAC 1	MAC 0
BA D		04	✓	BA D7	BA D6	BA D5	BA D4	BA D3	BA D2	BA D1	BA D0
		05	✓	D7	D6	D5	D4	D3	D2	D1	D0
F - 2		06		- D	D 2	D 1	D 0	E ^M		- D	D
		07		- D	- D	- D	D5	D4	D3	D2	D1
		08		- D	- D	- D	5	4	3	2	1
C		09	✓	C 7	C 6	C 5	C 4	C 3	C 2	C 1	C 0
		10		- B7	- B6	- B5	- B4	- B3	- B2	- B1	- B0
		10	✓	- 7	- 6	- 5	- 4	- 3	- 2	- 1	- 0
CAC		10	✓	CAC 7	CAC 6	CAC 5	CAC 4	CAC 3	CAC 2	CAC 1	CAC 0
CACD		10	✓	CACD7	CACD6	CACD5	CACD4	CACD3	CACD2	CACD1	CACD0
AE		10		- AE 7	- AE 6	- AE 5	- AE 4	- AE 3	- AE 2	- AE 1	- AE 0
AE		10		- AE 7	- AE 6	- AE 5	- AE 4	- AE 3	- AE 2	- AE 1	- AE 0
CAC		11		-	CAC6	CAC5	CAC4	CAC3	CAC2	CAC1	CAC0
		12		- 7	- 6	- 5	- 4	- 3	- 2	- 1	- 0
		13		- 7	- 6	- 5	- 4	- 3	- 2	- 1	- 0
MAC		15	✓	MAC 7	MAC 6	MAC 5	MAC 4	MAC 3	MAC 2	MAC 1	MAC 0
DC		18	✓	DC 7	DC 6	DC 5	DC 4	DC 3	DC 2	DC 1	DC 0
FC		18	✓	- D	- D	- D	- D	- D	- D	- D	- D
		38	✓	- D	- D	- D	- D	DC	- D	- D	C
		39	✓	-	0	0	0	0	0	0	0
E/ FF C		39	✓	1	1	1	1	1	1	1	1

Command Code							
7	6	5	4	3	2	1	0
-	AD6	AD5	AD4	AD3	AD2	AD1	AD0 (~ B)


Primary Status Flag Register (FLGS1)



FLGS1 Bi							
7	6	5	4	3	2	1	0
-	-	A	-	-	-	-	-



first end-of-discharge warning .V, (ED 1)



La Mea ed Di cha ge Regi e (LMD)


D, =05) 2050
 D, 2050
 D, 2050
 D, DC ED
 DC < 0.94 D, D, 0.94 * D.

Sec nda Sa Flag Regi e (FLGS2)

F 2 =06)
 B 7 1 F 2 D
 discharge rate D 2 0 6 4.

enable interrupt (Eⁿ), 2050

valid charge (), 2 F 2,
 2050
 AC = D.



$AC > 0.94 * D$
 $AC < 0.94 * D$
 AC
 64, F
 1
 D
 255
 C

Base Voltage Register (VSB)

$B = 1.2 * (B / 256)$

VSB Register Bits							
7	6	5	4	3	2	1	0
B7	B6	B5	B4	B3	B2	B1	B0

Voltage Threshold Register (VTS)

$ED 1 = 0.76 * ED F$
 $ED 1 = 1.2 * (ED F / 256)$

VTS Register Bits							
7	6	5	4	3	2	1	0
7	6	5	4	3	2	1	0

Command Available Charge Register (CACT/CACD)

$CACT$
 $CACT > 0.5 C$
 $CACT$
 $CACT$
 $CACT$

$D03 D(-11(D)127) -31E = -1.12 * -25.9474 51.12544 D (\dots) -493.55 * AC \dots 3(\dots) -222.4(\dots) 15(-493. \dots)$

Maximum Cell Voltage Regulator (NMCV)

$$C = 2 \cdot \left(\frac{256 * C * B2}{1.2 * (B1 + B2)} \right)$$

$$C = 00$$

Discharge Current Regulator (DCR)

$$DC = 18$$
$$FF \cdot DC \cdot ED \cdot 1 = 1$$

Program Pin Function (PPFC)

$$FC = 2050$$

DC Voltage Threshold (TA = TOPR; V = 3.0 - 6.5V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Note
ED 1	F ₁	0.73	0.76	0.79	B	
ED F	F _F	ED 1 - 0.035	ED 1 - 0.025	ED 1 - 0.015	B	
		-300	-	+500		

DC Electrical Characteristics (TA = TOPR)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
CC		3.0	4.25	6.5		$CC < 2.0 \text{ } \geq 3.0$
		-	± 50	± 150	μ	$D = CC$
EF	25 C	5.7	6.0	6.3		EF = 5 μ A
EF	-40 C, +85 C	4.5	-	7.5		EF = 5 μ A
EF		2.0	5.0	-	Ω	EF = 3
CC		-	90	135	μ A	CC = 3.0, D = 0
		-	120	180	μ A	CC = 4.25, D = 0
		-	170	250	μ A	CC = 6.5, D = 0
B		0	-	CC		
B		10	-	-	Ω	$0 < B < CC$
D		-	-	5	μ A	$D = CC$
C		-0.2	-	0.2	μ A	$D = CC$
B		-	-	100	A	$B > CC < 3$
D		500	-	-	Ω	
		10	-	-	Ω	$-200 < < CC$
FC		CC - 0.2	-	-		1.5
FC		-	-	+ 0.2		1.5
FC		-	-	-		1.5
E	CC	-	0.1	-		CC = 3, ≤ 1.75 A E 1- E 5, CFC
E	CC	-	0.4	-		CC = 6.5, ≤ 11.0 A E 1- E 5, CFC
C	CC	CC - 0.3	-	-		CC = 3, C = -5.25 A
C	CC	CC - 0.6	-	-		CC > 3.5, C = -33.0 A
E		11.0	-	-	A	A = 0.4, CC = 6.5
		5.0	-	-	A	A = +0.3, D
		-	-	0.3		≤ 5 A, D
D	D	2.5	-	-		D
D	D	-	-	0.8		D
		2.5	-	-		A
		-	-	0.5		A
		-	-	200	Ω	1.5
F A	F	-	5	-	Ω	1.5

: A


b. 2050H

High-Speed Serial Communication Timing Specifications (TA = TOPR)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Note
CC	CC ()	190	-	-	μ	
CB	CB ()	190	205	250	μ	
	()	5	-	-		
B	B ()	32	-	-	μ	
D	D	-	-	50	μ	
D B	D B	-	-	50	μ	
D	D	90	-	-	μ	
D	D	-	-	80	μ	
		-	-	145	μ	
B	B	-	-	145	μ	
	()	190	-	320	μ	
B	B	190	-	-	μ	
B	B	40	-	-	μ	



Break Timing




TD201803.eps



b.2050H

16-Pin SOIC Na (SN)



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.


TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2050HSN-A508TR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2050HSN-A508TR	SOIC	D	16	2500	367.0	367.0	38.0


(F)

0.069 (1,75)

1



NOTE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

