# Bench many Products from Tables Instruments

# E 1

- ➤ Conformers' charactery commendations for cyclic a loat charge
- ➤ Pin-se able charge algorithms
  - Ty tep Voltage with te erature-compensated c ant-voltage maintenance
  - / Step Current with stant-rate pulsed current intenance
  - alsed Current: hysteretic, h-demand pulsed current
- Selectable charge termination maximum voltage, Δ<sup>2</sup>V, minium current, and maximum me
- Pre-charge qualification detects shorted, opened, or damaged cells and conditions battery
  - Charging continuously qualified by temperature and voltage limits
- Internal temperature-compensated voltage reference
- ➤ Pulse-width modulation control

# L -A F .-C IC

- Ideal for high-efficiency switch-mode power conversion
- Configurable for linear or gated current use
- ➤ Direct LED control outputs display charge status and fault conditions

# **G**., **D**., ...

The bq2031 Lead-Acid Fast Charge IC is designed to optimize charging of lead-acid chemistry batteries. A flexible pulse-width modulation regulator allows the bq2031 to control constant-voltage, constant-current, or pulsed-current charging. The regulator frequency is set by an external capacitor for design flexibility. The switch-mode design keeps power dissipation to a minimum for high charge current applications.


A charge cycle begins when power is applied or the battery is replaced. For safety, charging is inhibited until the battery voltage is within configured limits. If the battery voltage is less than the low-voltage threshold, the bq2031 provides trickle-current

charging until the voltage rises into the allowed range or an internal timer runs out and places the bq2031 in a Fault condition. This procedure prevents high-current charging of cells that are possibly damaged or reversed. Charging is inhibited anytime the temperature of the battery is outside the configurable, allowed range. All voltage thresholds are temperature-compensated.

The bq2031 terminates fast (bulk) charging based on the following:

- Maximum voltage
- Second difference of cell voltage  $(\Delta^2 V)$
- Minimum current (in constantvoltage charging)
- Maximum time-out (MTO)

After bulk charging, the bq2031 provides temperature-compensated maintenance (float) charging to maintain battery capacity.



TMTO	Time-o 1 timebase inp 1	LED <sub>3</sub> / OSEL	Charge states of the 13/ Charge algorithm select
FLOAT	State control o tp t	QULL	inp 11
BAT	Batter oltage inp t	COM	Common LED o p
VCOMP	Voltage loop comp inp 1	$V_{SS}$	S stem gro nd
ICOMP	G rrent loop comp inp t	$V_{CC}$	5.0V±10% po er
IGSEL	G rrent gain select inp t	MOD	Mod lation control
SNS	Sense resistor inp 1	LED /	•
TS	Temperat re sense inp t	LED <sub>1</sub> / TSEL	Charge stat s o tp 11/ Charge algorithm selectinp 12
TPWM	Reg lator timebase inp t	LED <sub>2</sub>	

# P., D., . . . . .

## TMTO Time-out timebase input

This input sets the maximum charge time. The resistor and capacitor values are determined using equation 6. Figure 9 shows the resistor/capacitor connection.

#### FLOAT Float state control output

This open-drain output uses an external resistor divider network to control the BAT input voltage threshold  $(V_{FLT})$  for the float charge regulation. See Figure 1.

### BAT Battery voltage input

BAT is the battery voltage sense input. This potential is generally developed using a high-impedance resistor divider network connected between the positive and the negative terminals of the battery. See Figure 6 and equation 2.

#### VCOMP Voltage loop compensation input

This input uses an external C or R-C network for voltage loop stability.

#### IGSEL Current gain select input

This three-state input is used to set  $I_{MIN}$  for fast charge termination in the Two-Step Voltage algorithm and for maintenance current regulation in the Two-Step Current algorithm. See Tables 3 and 4.

### ICOMP Current loop compensation input

This input uses an external C or R-C network for current loop stability.

### SNS Charging current sense input

Battery current is sensed via the voltage developed on this pin by an external sense resistor, R<sub>SNS</sub>, connected in series with the low side of the battery. See equation 8.

#### TS Temperature sense input

This input is for an external battery temperature monitoring thermistor or probe. An external resistor divider network sets the lower and upper temperature thresholds. See Figures 7 and 8 and equations 4 and 5.

#### **TPWM** Regulation timebase input

This input uses an external timing capacitor to ground the pulse-width modulation (PWM) frequency. See equation 9.

### COM Common LED output

Common output for  $LED_{1-3}$ . This output is in a high-impedance state during initialization to read program inputs on TSEL, QSEL, and DSEL.

#### QSEL Charge regulation select input

With TSEL, selects the charge algorithm. See Table 1.

- Fast charge termination
- Maintenance charging
- Charge regulation

# C A


Three charge algorithms are available in the bq2031:

- Two-Step Voltage
- Two-Step Current
- Pulsed Current

The state transitions for these algorithms are described in Table 1 and are shown graphically in Figures 2 through 4. The user selects a charge algorithm by configuring pins QSEL and TSEL.

#### 

The bq2031 starts a charge cycle when power is applied while a battery is present or when a battery is inserted. Figure 1 shows the state diagram for pre-charge qualification and temperature monitoring. The bq2031 first checks that the battery temperature is within the allowed, user-configurable range. If the temperature is out-of-range (or the thermistor is missing), the bq2031 enters the Charge Pending state and waits until the battery temperature is within the allowed range. Charge Pending is annunciated by LED3 flashing.




## .\_ 1. 2031 C A

Α , / ,	Q EL	EL	<b>C</b>	MOD O:
Two-Step Voltage	L	H/L <sup>Note 1</sup>	-	-
Fast charge, phase 1			while $V_{BAT} < V_{BLK}$ , $I_{SNS} = I_{MAX}$	Current regulation
Fast charge, phase 2			while $I_{SNS} > I_{MIN}$ , $V_{BAT} = V_{BLK}$	Voltage regulation
Primary termination			$I_{SNS} = I_{MIN}$	
Maintenance			$V_{\mathrm{BAT}} = V_{\mathrm{FLT}}$	Voltage regulation
Two-Step Current	H	L	-	-
Fast charge			while $V_{BAT} < V_{BLK}$ , $I_{SNS} = I_{MAX}$	Current regulation
Primary termination			$V_{BAT} = V_{BLK} \text{ or } \Delta^2 V < -8 \text{mV}^{\text{Note 2}}$	
Maintenance			$ m I_{SNS}$ pulsed to average $ m I_{FLT}$	Fixed pulse current
Pulsed Current	H	Н	-	-
Fast charge			while $V_{BAT} < V_{BLK}$ , $I_{SNS} = I_{MAX}$	Current regulation
Primary termination			$V_{\rm BAT} = V_{\rm BLK}$	
Maintenance			$I_{SNS} = I_{MAX}$ after $V_{BAT} = V_{FLT}$ ; $I_{SNS} = 0$ after $V_{BAT} = V_{BLK}$	Hysteretic pulsed current


**Notes:** 

- 1. May be high or low, but do not float.
- 2. A Unitrode proprietary algorithm for accumulating successive differences between samples of  $V_{BAT}$ .

Thermal monitoring continues throughout the charge



F, : \_ 2. \_ . \_ \_ A \_ . .



F, : 3. , - , C , A , ,



**C**, , , '

QSEL/LED directional p pins as outpu inputs. The s sistor program TSEL per Tall Table 2. The any of the follow

- V<sub>CC</sub> rises to
- 2. The bq2031
- 3. The bq2031 d

The LEDs go blar while new programs


For example, Figure the Pulsed Current al

The bq2031 monitors batt pin. A voltage divider betwee gative terminals of the battery pack is at a scaled battery pack voltage to the BAT pin and an appropriate value for regulation of float (maintenance) voltage to the FLOAT pin. The bq2031 also uses the voltage across a

sense resistor  $(R_{\rm SNS})$  between the negative terminal of the battery pack and ground to monitor current. See Figure 6 for the configuration of this network.

203102....

2031



 $\textbf{F}_{i} := \textbf{5}, \textbf{C}_{i, i-1} := \textbf{C} \qquad \text{i.} \qquad \textbf{A}_{i, i-1} \qquad \text{i.} \qquad \textbf{D}_{i}, \qquad \textbf{M}_{i, i-1}$ 

The resistor values are calculated from the following:

Equation 1

$$\frac{RB1}{RB2} = \frac{(N\,*\,V_{_{FLT}})}{2.2V} - 1$$

Equation 2

$$\frac{\rm RB1}{\rm RB2} + \frac{\rm RB1}{\rm RB3} = (\frac{\rm N \, * \, V_{\rm BLK}}{\rm 2.2}) - 1$$

Equation 3

$$I_{\text{MAX}} = \frac{0.250 \, V}{R_{\text{SNS}}}$$

where:

- Arr N = Number of cells
- V<sub>FLT</sub> = Desired float voltage
- V<sub>BLK</sub> = Desired bulk charging voltage
- $\blacksquare$  I<sub>MAX</sub> = Desired maximum charge current

These parameters are typically specified by the battery manufacturer. The total resistance presented across the battery pack by RB1 + RB2 should be between  $150k\Omega$  and  $1M\Omega$ . The minimum value ensures that the divider network does not drain the battery excessively when the power source is disconnected. Exceeding the maximum value increases the noise susceptibility of the BAT pin.

An empirical procedure for setting the values in the resistor network is as follows:

- 1. Set RB2 to  $49.9 \text{ k}\Omega$ . (for 3 to 18 series cells)
- 2. Determine RB1 from equation 1 given V<sub>FLT</sub>
- 3. Determine RB3 from equation 2 given  $V_{\rm BLK}$
- 4. Calculate R<sub>SNS</sub> from equation 3 given I<sub>MAX</sub>

The bq2031 uses  $V_{BAT}$  to detect the presence or absence of a battery. The bq2031 determines that a battery is present when  $V_{BAT}$  is between the High-Voltage Cutoff ( $V_{HCO}$  = 0.6 \*  $V_{CC}$ 

Second difference is a Unitrode proprietary algorithm that accumulates the difference between successive samples of  $V_{BAT}.$  The bq2031 takes a sample and makes a termination decision at a frequency equal to 0.008 \*  $t_{MTO}.$  Fast charge terminates when the accumulated difference is  $\leq$ -8mV. Second difference is used only in the Two-Step Current algorithm, and is subject to a hold-off period (see below).

Fast charge terminates when  $V_{CELL} \geq V_{BLK}.\ V_{BLK}$  is set per equation 2. Maximum voltage is used for fast charge termination in the Two-Step Current and Pulsed Current algorithms, and for transition from phase 1 to phase 2 in the Two-Step Voltage algorithm. This criterion is subject to a hold-off period.

Maximum V and  $\Delta^2 V$  termination criteria are subject to a hold-off period at the start of fast charge equal to 0.15 \*  $t_{MTO}$ . During this time, these termination criteria are ignored.

Fast charge terminates if the programmed MTO time is reached without some other termination shutting off fast charge. MTO is programmed from 1 to 24 hours by an R-C network on TMTO (see Figure 9) per the equation:


Equation 6

$$t_{MTO} = 0.5 * R * C$$

where R is in  $k\Omega,\,C$  is in  $\mu F,$  and  $t_{MTO}$  is in hours. Typically, the maximum value for C of 0.1  $\!\mu F$  is used.

Fast-charge termination by MTO is a Fault only in the Pulsed Current algorithm; the bq2031 enters the Fault state and waits for a new battery insertion, at which time it begins a new charge cycle. In the Two-Step Voltage and Two-Step Current algorithms, the bq2031 transitions to the maintenance phase on MTO time-out.

The MTO timer starts at the beginning of fast charge. In the Two-Step Voltage algorithm, it is cleared and restarted when the bq2031 transitions from phase 1 (current regulation) to phase 2 (voltage regulation). The MTO timer is suspended (but not reset) during the out-of-range temperature (Charge Pending) state.



Three algorithms are used in maintenance charging:

- Two-Step Voltage algorithm
- Two-Step Current algorithm
- Pulsed Current algorithm

In the Two-Step Voltage algorithm, the bq2031 provides charge maintenance by regulating charging voltage to  $V_{\rm FLT}.$  Charge current during maintenance is limited to  $I_{\rm COND}.$ 

Maintenance charging in the Two-Step Current Algorithm is implemented by varying the period (Tp) of a fixed current ( $I_{COND} = I_{MAX}/5$ ) and duration (0.2 seconds) pulse to achieve the configured average maintenance current value. See Figure 10.

Maintenance current can be calculated by:

Equation 7

$$Maintenance~current = \frac{((0.2)*I_{\tiny COND}\,)}{T_{\tiny P}} = \frac{((0.04)*I_{\tiny MAX})}{T_{\tiny P}}$$

where  $T_P$  is the period of the waveform in seconds.

Table 4 gives the values of P programmed by IGSEL.

# Pi ... Ci ... A ...

In the Pulsed Current algorithm, charging current is turned off after the initial fast charge termination until  $V_{\rm CELL}$  falls to  $V_{\rm FLT}.$  Full fast charge current  $(I_{\rm MAX})$  is

# $\boldsymbol{A}_{-1}$ , , , , $\boldsymbol{M}_{-1}$ , , $\boldsymbol{R}_{-11}$ ,

DC

* k	Р	<b>M</b> ,, ,	М , г	1 L	Ν,
$V_{\rm CC}$	V <sub>CC</sub> relative to V <sub>SS</sub>	-0.3	+7.0	V	
$V_{\mathrm{T}}$	DC voltage applied on any pin excluding $V_{\rm CC}$ relative to $V_{\rm SS}$	-0.3	+7.0	V	
Topr	Operating ambient temperature	-20	+70	°C	Commercial
$T_{STG}$	Storage temperature	-55	+125	°C	
$T_{\mathrm{SOLDER}}$	Soldering temperature	-	+260	°C	10 s. max.
$T_{ m BIAS}$			+85	°C	

Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional opera-Note: tion should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

DC _	( A = OPR; CC =				
· 1	Ρ	R "	1.1	1 - 1:-	Ν,
$ m V_{REF}$	Internal reference voltage	2.20	V	1%	$T_A=25^{\circ}\mathrm{C}$
V KEF	Temperature coefficient	-3.9	mV/°C	10%	
$V_{\rm LTF}$	TS maximum threshold	$0.6*\mathrm{V_{CC}}$	V	$\pm 0.03 V$	Low-temperature fault
$V_{\mathrm{HTF}}$	TS hysteresis threshold	$0.44*V_{\rm CC}$	V	$\pm 0.03 V$	High-temperature fault

V

 $\pm 0$ 


С  $V_{\mathrm{T}}$ \*VV

 $\mathrm{I}_{\mathrm{IL}}$ 

$\mathbf{R}_{xx}$	_ , _ DCO _ "	<b>C</b> , , , ,	(	A = OPR)		
* k	Р "_	<b>M</b> , , :	k;	M , :		N,
$\rm V_{\rm CC}$	Supply voltage	4.5	5.0	5.5	V	
$V_{\rm TEMP}$	TS voltage potential	0	-	$V_{\mathrm{CC}}$	V	$ m V_{TS}$ - $ m V_{SNS}$
$V_{\rm CELL}$	Battery voltage potential	0	-	$V_{\mathrm{CC}}$	V	$ m V_{BAT}$ - $ m V_{SNS}$
$I_{\rm CC}$	Supply current	-	2	4	mA	Outputs unloaded
$ m I_{IZ}$	DSEL tri-state open detection	-2	-	2	$\mu A$	Note 2
117	IGSEL tri-state open detection	-2		2	$\mu A$	
$ m V_{IH}$	Logic input high	$V_{\text{CC}}$ -1.0	-	-	V	QSEL,TSEL
VIH	Logic input ingii	$V_{\rm CC}$ -0.3	-	-	V	DSEL, IGSEL
$ m V_{IL}$	Logic input low	-	-	$V_{\rm SS}$ +1.0	V	QSEL,TSEL
VIL	Logic input low	-	-	$V_{\rm SS}$ +0.3	V	DSEL, IGSEL
V <sub>OH</sub>	$LED_1$ , $LED_2$ , $LED_3$ , output high	$V_{\rm CC}$ -0.8	-	-	V	$I_{OH} \leq 10 mA$
VOH	MOD output high	$V_{\text{CC}}$ -0.8	-	-	V	$I_{OH} \leq 10 mA$
	$\mathrm{LED}_1, \mathrm{LED}_2, \mathrm{LED}_3, \mathrm{output}\ \mathrm{low}$	-	-	$V_{\rm SS}$ +0.8 $V$	V	$I_{OL} \leq 10 mA$
$V_{OL}$	MOD output low	-	-	$V_{\rm SS}$ +0.8 $V$	V	$I_{OL} \leq 10 mA$
VOL	FLOAT output low	-	-	$V_{\rm SS}$ +0.8 $V$	V	$I_{OL} \le 5mA$ , Note 3
	COM output low	-	-	$V_{\rm SS+}0.5$	V	$I_{OL} \leq 30 mA$
$I_{OH}$	$\mathrm{LED}_1, \mathrm{LED}_2, \mathrm{LED}_3, \mathrm{source}$	-10	-	-	mA	$V_{\mathrm{OH}}$ = $V_{\mathrm{CC}}$ -0.5 $V$
TOH	MOD source	-5.0	-	-	mA	$V_{OH} = V_{CC} - 0.5 V$
	$LED_1$ , $LED_2$ , $LED_3$ , $sink$	10	-	-	mA	$V_{\rm OL} = V_{\rm SS} {+} 0.5 V$
$I_{OL}$	MOD sink	5	-	-	mA	$V_{\rm OL} = V_{\rm SS} {+} 0.8 V$
IOL	FLOAT sink	5	-	-	mA	$V_{\rm OL}$ = $V_{\rm SS}$ +0.8V, Note 3
	COM sink	30	-	-	mA	$V_{\rm OL} = V_{\rm SS} {+} 0.5 V$

 $I = \sum_{k,j=1}^{N} I_{k,j} = I_{k,j$ 


16-Pi DIP Na, (PN)




16-Pi PN (0.300" DIP)

10 p 111 (0.000 bii )											
	ہ لے	he,	Milli	еę,							
Di 🊅 , j	<u>М</u> ј. Ма.		<u>М</u> і.	Ma .							
A	0.160	0.180	4.06	4.57							
A1	0.015	0.040	0.38	1.02							
В	0.015	0.022	0.38	0.56							
B1	0.055	0.065	1.40	1.65							
С	0.008	0.013	0.20	0.33							
D	0.740	0.770	18.80	19.56							
E	0.300	0.325	7.62	8.26							
E1	0.230	0.280	5.84	7.11							
e	0.300	0.370	7.62	9.40							
G	0.090	0.110	2.29	2.79							
L	0.115	0.150	2.92	3.81							
S	0.020	0.040	0.51	1.02							

16-Pi SOIC Na, (SN)





16-Pi SN (0.150" SOIC)

	c ل <u>ـ</u>	he,	Milli eę,		
Di 🊅 , j	<u>М</u> і. Ма.		<u>М</u> і.	Ma .	
A	0.060	0.070	1.52	1.78	
A1	0.004	0.010	0.10	0.25	
В	0.013	0.020	0.33	0.51	
C	0.007	0.010	0.18	0.25	
D	0.385	0.400	9.78	10.16	
E	0.150	0.160	3.81	4.06	
e	0.045	0.055	1.14	1.40	
Н	0.225	0.245	5.72	6.22	
L	0.015	0.035	0.38	0.89	


# Da a Shee Re, i, j. Hi, , .

Cha ge N . Page N .		De, ç i 💃	Na e fChage				
1		Descriptions	Clarified and consolidated				
1		Renamed	Dual-Level Constant Current Mode to Two-Step Current Mode $V_{MCV}$ to $V_{HCO}$ $V_{INT}$ to $V_{LCO}$ $t_{UV1}$ to $t_{QT1}$ $t_{UV2}$ to $t_{QT2}$				
1		Consolidation	Tables 1 and 2				
1		Added figures	Start-up states Temperature sense input voltage thresholds Pulsed maintenance current implementation				
1		Updated figures	Figures 1 through 6				
1		Added equations	Thermistor divider network configuration equations				
1		Raised condition	MOD $V_{OL}$ and $V_{OH}$ parameters from $\leq 5mA$ to $\leq 10\mu A$				
1		Corrected Conditions	VSNS rating from $V_{MAX}$ and $V_{MIN}$ to $I_{MAX}$ and $I_{MIN}$				
1		Added table	Capacitance table for $C_{MTO}$ and $C_{PWM}$				
2	6	Changed values in Figure 5	Was 51K; is now 10K				
3	7, 10	Changed values in Equations 3 and 8	Was: $I_{MAX} = 0.275V/R_{SNS}$ ; is now $I_{MAX} = 0.250V/R_{SNS}$				
3	8	Changed values in Equation 4	Was: (V <sub>CC</sub> - 0.275); is now (V <sub>CC</sub> - 0.250V)				
3	11	Changed rating value for V <sub>SNS</sub> in DC Thresholds table	Was 0.275; is now 0.250				
4	11	Topr	Deleted industrial temperature range.				

**Notes:** 

Change 1 = Dec. 1995 B changes from June 1995 A. Change 2 = Sept. 1996 C changes from Dec. 1995 B. Change 3 = April 1997 D changes from Sept. 1996 C. Change 4 = June 1999 E changes from April 1997 D.

# Odejglf, aj




# **PACKAGING INFORMATION**

Orderable Device	Status



## TAPE AND REEL INFORMATION




## \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ2031SN-A5TR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



29-Jul-2008



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ2031SN-A5TR	SOIC	D	16	2500	346.0	346.0	33.0

## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI