

DUAL STEPPER MOTOR CONTROLLER/DRIVER

Check for Samples: DRV8821

FEATURES

- Dual PWM microstepping motor driver
 - Built-In Microstepping Indexers
 - Up to 1.5-A Current Per Winding
 - Three-Bit Winding Current Control Allows up to Eight Current Levels
 - Low MOSFET On-Resistance
 - Selectable Slow or Mixed Decay Modes
- 8-V to 32-V Operating Supply Voltage Range
- Internal Charge Pump for Gate Drive
- Built-in 3.3-V Reference

- Simple Step/Direction Interface
- Fully Protected Against Undervoltage, Overtemperature, and Overcurrent
- Thermally Enhanced Surface Mount Package

APPLICATIONS

- Printers
- Scanners
- Office Automation Machines
- Gaming Machines
- Factory Automation
- Robotics

DESCRIPTION/ORDERING INFORMATION

The DRV8821 provides a dual microstepping-capable stepper motor controller/driver solution for printers, scanners, and other office automation equipment applications.

Two independent stepper motor driver circuits include four H-bridge drivers and microstepping-capable indexer logic. Each of the motor driver blocks employ N-channel power MOSFETs configured as an H-bridge to drive the motor windings.

A simple step/direction interface allows easy interfacing to controller circuits. Pins allow configuration of the motor in full-step, half-step, quarter-step, or eighth step modes, and the selection of slow or mixed decay modes.

Internal shutdown functions are provided for over current protection, short circuit protection, under voltage lockout and overtemperature.

The DRV8821 is packaged in a 48-pin HTSSOP package (Eco-friendly: RoHS & no Sb/Br).

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 05°C	DowerDodIM (LITCCOD) DCA	Reel of 2000	DRV8821DCAR	DD\/0004
-40°C to 85°C	PowerPad™ (HTSSOP) - DCA	Tube of 40	DRV8821DCA	DRV8821

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.


(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTIONAL BLOCK DIAGRAM





TERMINAL FUNCTIONS

NO.	I/O ⁽¹⁾	DESCRIPTION	EXTERNAL COMPONENTS OR CONNECTIONS
GROUN	D		
1,2, 23, 24	-	Motor supply voltage (multiple pins)	Connect all VM pins together to motor supply voltage. Bypass each VM to GND with a 0.1-µF, 35-V ceramic capacitor.
16	-	3.3 V regulator output	Bypass to GND with 0.47-µF, 6.3-V ceramic capacitor.
10-15, 34-39	-	Power ground (multiple pins)	Connect all PGND pins to GND and solder to copper heatsink areas.
7	10	Charge pump flying capacitor	Connect a 0.01-µF capacitor between CP1 and CP2
			0
9	Ю	Charge pump storage capacitor	Connect a 0.1-µF, 16 V ceramic capacitor to V _M
	ı.		Rising edge causes the indexer to move one step.
	<u> </u>	· ·	Level sets the direction of stepping.
	•	'	USM0 and USM1 set the step mode - full step, half step, quarter
	- !		step, or eight microsteps/step.
42	I	Motor AB enable input	Logic high to disable motor AB outputs, logic low to enable.
40	I	Motor AB reset input	Active-low reset input initializes the indexer logic and disables the H-bridge outputs for motor AB.
6	I	Motor AB decay mode	Logic low for slow decay mode, high for mixed decay.
17	I	Motor AB current set reference voltage	Sets current trip threshold.
5	0	Bridge A output 1	Connect to first coil of bipolar stepper motor AB, or DC motor
3	0	Bridge A output 2	winding.
4	-	Bridge A current sense	Connect to current sense resistor for bridge A.
48	0	Bridge B output 1	Connect to second coil of bipolar stepper motor AB, or DC motor
46	0	Bridge B output 2	winding.
47	-	Bridge B current sense	Connect to current sense resistor for bridge B.
<u> </u>			
33	I	Motor CD step input	Rising edge causes the indexer to move one step.
31	I	Motor CD direction input	Level sets the direction of stepping.
32	ı	Motor CD microstep mode 0	USM0 and USM1 set the step mode - full step, half step, quarter
29	I	Motor CD microstep mode 1	step, or eight microsteps/step.
30	I	Motor CD enable input	Logic high to disable motor CD outputs, logic low to enable.
28	ı	Motor CD reset input	Active-low reset input initializes the indexer logic and disables the H-bridge outputs for motor CD.
19	ı	Motor CD decay mode	Logic low for slow decay mode, high for mixed decay.
18	ı	Motor CD current set reference voltage	Sets current trip threshold.
27	0	Bridge C output 1	Connect to first coil of bipolar stepper motor CD, or DC motor
25	0	Bridge C output 2	winding.
26	-		Connect to current sense resistor for bridge C.
22	0	Bridge D output 1	Connect to second coil of bipolar stepper motor CD, or DC motor
20	0	Bridge D output 2	winding.
21		Bridge D current sense	Connect to current sense resistor for bridge D.
	1,2, 23, 24 16 10-15, 34-39 7 8 9 45 43 44 41 42 40 6 17 5 3 4 48 46 47 33 31 32 29 30 28 19 18 27 25 26 22 20	GROUND 1,2, 23, 24 16 - 10-15, 34-39 - 7 IO 8 IO 9 IO 45 I 43 I 44 I 41 I 42 I 40 I 6 I 17 I 5 O 3 O 4 - 48 O 46 O 47 - 33 I 31 I 32 I 29 I 30 I 28 I 19 I 18 I 27 O 25 O 26 - 22 O 20 O	GROUND 1,2, 23,24 - Motor supply voltage (multiple pins) 16 - 3.3 V regulator output 10-15, 34-39 - Power ground (multiple pins) 7 IO Charge pump flying capacitor 9 IO Charge pump storage capacitor 45 I Motor AB step input 43 I Motor AB direction input 44 I Motor AB microstep mode 0 41 I Motor AB enable input 40 I Motor AB current set reference voltage 5 O Bridge A output 1 3 O Bridge A output 1 3 O Bridge B output 2 4 - Bridge B current sense 48 O Bridge B current sense 48 O Bridge B current sense 33 I Motor CD step input 30 I Motor CD direction input 31 I Motor CD microstep mode 0 32 I Motor CD microstep mode 1 33 Motor CD reset input 44 Motor CD decay mode 5 Motor CD decay mode 6 Motor CD decay mode 7 Motor CD decay mode 8 Motor CD current sense 18 Motor CD current set reference voltage 27 O Bridge C output 1 28 Dridge C output 1 29 Dridge C output 1 20 O Bridge D output 1

⁽¹⁾ Directions: I = input, O = output, OZ = 3-state output, OD = open-drain output, IO = input/output







Figure 1. Logic Inputs

PIN OUT



ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range (unless otherwise noted)

V_{M}	Power supply voltage range	-0.3 to 34	V			
VI	Logic input voltage range (3)	-0.5 to 5.75	V			
I _{O(peak)}	Peak motor drive output current, t < 1 µs Internally limit					
Io	Motor drive output current ⁽⁴⁾	1.5	Α			
P_D	Continuous total power dissipation	See Dissipation Rating	s Table			
T_J	Operating virtual junction temperature range	-40 to 150	°C			
T _A	Operating ambient temperature range	-40 to 85	°C			
T _{stg}	Storage temperature range	-60 to 150	°C			

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to network ground terminal.
- (3) Input pins may be driven in this voltage range regardless of presence or absence of V_M.
- (4) Power dissipation and thermal limits must be observed.

Submit Documentation Feedback

Copyright © 2009–2013, Texas Instruments Incorporated

www.ti.com

DISSIPATION RATINGS

BOARD	PACKAGE	R _{θJA}	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C
Low-K ⁽¹⁾		75.7°C/W	13.2 mW/°C	1.65 W	1.06 W	0.86 W
Low-K ⁽²⁾	DCA	32°C/W	31.3 mW/°C	3.91 W	2.50 W	2.03 W
High-K ⁽³⁾	DCA	30.3°C/W	33 mW/°C	4.13 W	2.48 W	2.15 W
High-K ⁽⁴⁾		22.3°C/W	44.8 mW/°C	5.61 W	3.59 W	2.91 W

- (1) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with no backside copper.
- (2) The JEDEC Low-K board used to derive this data was a 76-mm x 114-mm, 2-layer, 1.6-mm thick PCB with 25-cm² 2-oz copper on back side.
- (3) The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with no backside copper and solid 1-oz internal ground plane.
- (4) The JEDEC High-K board used to derive this data was a 76-mm x 114-mm, 4-layer, 1.6-mm thick PCB with 25-cm² 1-oz copper on back side and solid 1-oz internal ground plane.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{M}	Motor power supply voltage range	8		32	V
I _{MOT}	Continuous motor drive output current ⁽¹⁾		1	1.5	Α
V_{REF}	VREF input voltage	1		4	V

⁽¹⁾ Power dissipation and thermal limits must be observed.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLIES					
I _{VM}	V _M operating supply current	V _M = 24 V, no loads		5	8	mA
I _{VMSD}	V _M shutdown supply current	V _M = 24 V, ABENBLn = CDENBLn = 1			2.5	μΑ
V_{UVLO}	V _M undervoltage lockout voltage	V _M rising		6.5	8	V
V _{CP}	Charge pump voltage	Relative to V _M		12		V
V_{V3P3}	V _{V3P3} output voltage		3.20	3.30	3.40	V
LOGIC-	LEVEL INPUTS				•	
V_{IL}	Input low voltage				0.7	V
V_{IH}	Input high voltage		2			V
V_{HYS}	Input hysteresis		0.3	0.45	0.6	V
I _{IN}	Input current (internal pulldown current)	VIN = 3.3 V			100	μΑ
OVERT	EMPERATURE PROTECTION				•	
t _{TSD}	Thermal shutdown temperature	Die temperature	150			°C
MOTOR	DRIVER					
D	Motor AB FET on resistance	$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_J = 25^{\circ}\text{C}$		0.25		Ω
R _{ds(on)}	(each individual FET)	$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_J = 85^{\circ}\text{C}$		0.31	0.37	12
D	Motor CD FET on resistance	$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_J = 25^{\circ}\text{C}$		0.30		Ω
R _{ds(on)}	(each individual FET)	$V_M = 24 \text{ V}, I_O = 0.8 \text{ A}, T_J = 85^{\circ}\text{C}$		0.38	0.45	12
I _{OFF}	Off-state leakage current				±12	μΑ
f_{PWM}	Motor PWM frequency ⁽¹⁾		45	50	55	kHz
t _{BLANK}	ITRIP blanking time (2)			3.75		μs
t _F	Output fall time		50		300	ns
t _R	Output rise time		50		300	ns

⁽¹⁾ Factory option 100 kHz.

Submit Documentation Feedback

⁽²⁾ Factory options for 2.5 μs, 5 μs or 6.25 μs.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
I _{OCP}	Overcurrent protect level		1.5	3	4.5	Α		
t _{OCP}	Overcurrent protect trip time		2.5			μs		
t_{MD}	Mixed decay percentage	Measured from beginning of PWM cycle		75		%		
VREF IN	VREF INPUT/CURRENT CONTROL ACCURACY							
I _{REF}	xVREF input current	xVREF = 3.3 V	-3		3	μΑ		
A1	Channing augrent accuracy	xVREF = 2.5 V, derived from V3P3; 71% to 100% current	-5		5	%		
ΔI _{CHOP}	Chopping current accuracy	xVREF = 2.5 V, derived from V3P3; 20% to 56% current	-10		10	%		



TIMING REQUIREMENTS

over operating free-air temperature range (unless otherwise noted)

			MIN I	MAX	UNIT
1	f _{STEP}	Step frequency		200	kHz
2	t _{WH(STEP)}	Pulse duration, xSTEP high	2.5		μs
3	t _{WL(STEP)}	Pulse duration, xSTEP low	2.5		μs
4	t _{SU(STEP)}	Setup time, command to xSTEP rising	200		ns
5	t _{H(STEP)}	Hold time, command to xSTEP rising	200		ns
6	t _{WAKE}	Wakeup time, SLEEPn inactive to xSTEP	1		ms





FUNCTIONAL DESCRIPTION

PWM Motor Drivers

The DRV8821 contains four H-bridge motor drivers with current-control PWM circuitry. A block diagram showing drivers A and B of the motor control circuitry (as typically used to drive a bipolar stepper motor) is shown below. Drivers C and D are the same as A and B (though the $R_{ds(on)}$ of the output FETs is different).




Figure 2. Block Diagram

Note that there are multiple VM motor power supply pins. All VM pins must be connected together to the motor supply voltage.

Submit Documentation Feedback

www.ti.com

Current Regulation

The PWM chopping current is set by a comparator which compares the voltage across a current sense resistor connected to the xISEN pins, multiplied by a factor of 5, with a reference voltage. The reference voltage is input from the xVREF pin.

The full-scale (100%) chopping current is calculated as follows:

$$I_{CHOP} = \frac{V_{REFX}}{5 \bullet R_{ISENSE}} \tag{1}$$

Example:

If a $0.5-\Omega$ sense resistor is used and the VREFx pin is 2.5 V, the full-scale (100%) chopping current is $2.5 \text{ V/}(5 * 0.5 \Omega) = 1 \text{ A}.$

The reference voltage is also scaled by an internal DAC that allows torque control for fractional stepping of a bipolar stepper motor, as described in the "microstepping indexer" section below.

Decay Mode

During PWM current chopping, the H-bridge is enabled to drive through the motor winding until the PWM current chopping threshold is reached. This is shown in Figure 3 as case 1. The current flow direction shown indicates positive current flow in the step table below.

Once the chopping current threshold is reached, the H-bridge can operate in two different states, fast decay or slow decay.

In fast decay mode, once the PWM chopping current level has been reached, the H-bridge reverses state to allow winding current to flow in a reverse direction. As the winding current approaches zero, the bridge is disabled to prevent any reverse current flow. Fast-decay mode is shown in Figure 3 as case 2.

In slow-decay mode, winding current is re-circulated by enabling both of the low-side FETs in the bridge. This is shown in Figure 3 as case 3.




Figure 3. Decay Mode

Product Folder Links: DRV8821

Submit Documentation Feedback



The DRV8821 also supports a mixed decay mode. Mixed decay mode begins as fast decay, but after a period of time (75% of the PWM cycle) switches to slow decay mode for the remainder of the fixed PWM period.

Mixed decay mode is only active if the current through the winding is decreasing (per the indexer step table); if the current is increasing, then slow decay is always used.

Slow or mixed decay mode is selected by the state of the xDECAY pins - logic low selects slow decay, and logic high selects mixed decay operation.

Blanking Time

After the current is enabled in an H-bridge, the voltage on the xISEN pin is ignored for a fixed period of time before enabling the current sense circuitry. This blanking time is fixed at 3.75 µs. Note that the blanking time also sets the minimum on time of the PWM.

Microstepping Indexer

Built-in indexer logic in the DRV8821 allows a number of different stepping configurations. The xUSM1 and xUSM0 pins are used to configure the stepping format as shown in the table below:

xUSM1	xUSM0	STEP MODE
0	0	Full step (2-phase excitation)
0	1	½ step (1-2 phase excitation)
1	0	1/4 step (W1-2 phase excitation)
1	1	Eight microsteps/steps

The following table shows the relative current and step directions for different settings of xUSM1 and xUSM0. At each rising edge of the xSTEP input, the indexer travels to the next state in the table. The direction is shown with the DIR pin high; if the xDIR pin is low the sequence is reversed. Positive current is defined as xOUT1 = positive with respect to xOUT2.

Note that the home state is 45 degrees. This state is entered at power-up, during sleep mode, or application of xRESETn.

Motor AB and motor CD act independently, and their indexer logic functions identically.

www.ti.com

FULL STEP xUSM = 00	½ STEP xUSM = 01	1/4 STEP xUSM = 10	1/8 STEP xUSM = 11	AOUTx CURRENT (% FULL-SCALE)	BOUTX CURRENT (% FULL-SCALE)	STEP ANGLE (DEGREES)
	1	1	1	100	0	0
			2	98	20	11.25
		2	3	92	38	22.5
			4	83	56	33.75
1	2	3	5	71	71	45 (home state)
			6	56	83	56.25
		4	7	38	92	67.5
			8	20	98	78.75
	3	5	9	0	100	90
			10	-20	98	101.25
		6	11	-38	92	112.5
			12	-56	83	123.75
2	4	7	13	-71	71	135
			14	-83	56	146.25
		8	15	-92	38	157.5
			16	-98	20	168.75
	5	9	17	-100	0	180
			18	-98	-20	191.25
		10	19	-92	-38	202.5
			20	-83	-56	213.75
3	6	11	21	-71	-71	225
			22	-56	-83	236.25
		12	23	-38	-92	247.5
			24	-20	-98	258.75
	7	13	25	0	-100	270
			26	20	-98	281.25
		14	27	38	-92	292.5
			28	56	-83	303.75
4	8	15	29	71	-71	315
			30	83	-56	326.25
		16	31	92	-38	337.5
			32	98	-20	348.75

xRESETn and xENBLn Operation

The xRESETn pin, when driven active low, resets the step table to the home position. It also disables the H-bridge drivers. The xSTEP input is ignored while xRESETn is active. Note that there is a separate xRESETn pin for each motor; each acts only on one of the two motor controllers.

The xENABLEn pin is used to control the output drivers. When xENBLn is low, the output H-bridges are enabled. When xENBLn is high, the H-bridges are disabled and the outputs are in a high-impedance state.. Note that there is a separate xENBLn pin for each motor; each acts only on one of the two motor drivers.

Note that when xENBLn is high, the input pins and control logic, including the indexer (xSTEP and xDIR pins) are still functional.

Driving both ABENBLn and CDENBLn high will put the device into a low power sleep state. In this state, the H-bridges are disabled, both indexers are reset to the home state, the gate drive charge pump is stopped, and all internal clocks are stopped. In this state all inputs are ignored until one or both of the xENBLn pits return active low.



Protection Circuits

The DRV8821 is fully protected against undervoltage, overcurrent and overtemperature events.

Overcurrent Protection (OCP)

All of the drivers in DRV8821 are protected with an OCP (Over-Current Protection) circuit.

The OCP circuit includes an analog current limit circuit, which acts by removing the gate drive form each output FET if the current through it exceeds a preset level. This circuit will limit the current to a level that is safe to prevent damage to the FET.

A digital circuit monitors the analog current limit circuits. If any analog current limit condition exists for longer than a preset period, all drivers in the device will be disabled.

The device is re-enabled upon the removal and re-application of power at the VM pins.

Thermal Shutdown (TSD)

If the die temperature exceeds safe limits, all drivers in the device will be shut down.

The device will remain disabled until the die temperature has fallen to a safe level. After the temperature has fallen, the device may be re-enabled upon the removal and re-application of power at the VM pin.

Undervoltage Lockout (UVLO)

If at any time the voltage on the VM pins falls below the undervoltage lockout threshold voltage, all circuitry in the device will be disabled. Operation will resume when VM rises above the UVLO threshold. The indexer logic will be reset to its initial condition in the event of an undervoltage lockout.

Shoot-Through Current Prevention

The gate drive to each FET in the H-bridge is controlled to prevent any cross-conduction (shoot through current) during transitions.

Product Folder Links: DRV8821

Copyright © 2009-2013, Texas Instruments Incorporated



THERMAL INFORMATION

Thermal Protection

The DRV8821 has thermal shutdown (TSD) as described above. If the die temperature exceeds approximately 150°C, the device will be disabled until the temperature drops to a safe level.

Any tendency of the device to enter thermal shutdown is an indication of either excessive power dissipation, insufficient heatsinking, or too high an ambient temperature.

Power Dissipation

Power dissipation in the DRV8821 is dominated by the power dissipated in the output FET resistance, or $R_{DS(ON)}$. Average power dissipation when running a stepper motor can be roughly estimated by Equation 2.

$$P_{TOT} = 4 \cdot R_{DS(ON)} \cdot (I_{OUT(RMS)})^2$$
 (2)

where P_{TOT} is the total power dissipation, $R_{DS(ON)}$ is the resistance of each FET, and $I_{OUT(RMS)}$ is the RMS output current being applied to each winding. $I_{OUT(RMS)}$ is equal to the approximately 0.7x the full-scale output current setting. The factor of 4 comes from the fact that there are two motor windings, and at any instant two FETs are conducting winding current for each winding (one high-side and one low-side). Remember that the DRV8821 has two stepper motor drivers, so the power dissipation of each must be added together to determine the total device power dissipation.

The maximum amount of power that can be dissipated in the DRV8821 is dependent on ambient temperature and heatsinking. The thermal dissipation ratings table in the datasheet can be used to estimate the temperature rise for typical PCB constructions.

Note that $R_{DS(ON)}$ increases with temperature, so as the device heats, the power dissipation increases. This must be taken into consideration when sizing the heatsink.

Heatsinking

The PowerPAD™ package uses an exposed pad to remove heat from the device. For proper operation, this pad must be thermally connected to copper on the PCB to dissipate heat. On a multi-layer PCB with a ground plane, this can be accomplished by adding a number of vias to connect the thermal pad to the ground plane. On PCBs without internal planes, copper area can be added on either side of the PCB to dissipate heat. If the copper area is on the opposite side of the PCB from the device, thermal vias are used to transfer the heat between top and bottom layers.

For details about how to design the PCB, refer to TI application report SLMA002, " PowerPAD™ Thermally Enhanced Package" and TI application brief SLMA004, " PowerPAD™ Made Easy", available at www.ti.com.

In general, the more copper area that can be provided, the more power can be dissipated. Figure 4 shows thermal resistance vs. copper plane area for both a single-sided PCB with 2-oz copper heatsink area, and a 4-layer PCB with 1-oz copper and a solid ground plane. Both PCBs are 76 mm x 114 mm, and 1.6 mm thick. It can be seen that the heatsink effectiveness increases rapidly to about 20 cm², then levels off somewhat for larger areas.

Six pins on the center of each side of the package are also connected to the device ground. A copper area can be used on the PCB that connects to the PowerPAD™ as well as to all the ground pins on each side of the device. This is especially useful for single-layer PCB designs.






Figure 4. Thermal Resistance vs. Copper Plane Area



PACKAGE OPTION ADDENDUM

20-Aug-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV8821DCA	ACTIVE	HTSSOP	DCA	48	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8821	Samples
DRV8821DCAR	ACTIVE	HTSSOP	DCA	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	DRV8821	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Aug-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV8821DCAR	HTSSOP	DCA	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Aug-2013



*All dimensions are nominal

ĺ	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	DRV8821DCAR	HTSSOP	DCA	48	2000	367.0	367.0	45.0

DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES:

- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.

 E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments.



DCA (R-PDSO-G48)

PowerPAD ™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>