


AUTO-SWITCHING POWER MULTIPLEXER

FEATURES

- Qualified for Automotive Applications
- Two-Input One-Output Power Multiplexer With Low r_{DS(on)} Switch...84 mΩ (Typ)
- Reverse and Cross-Conduction Blocking
- Wide Operating Voltage Range...2.8 V to 5.5 V
- Low Standby Current...0.5 μA (Typ)
- Low Operating Current...55 μA (Typ)
- Adjustable Current Limit
- Controlled Output Voltage Transition Times Limit Inrush Current and Minimize Output Voltage Hold-Up Capacitance
- CMOS- and TTL-Compatible Control Inputs
- Manual and Auto-Switching Operating Modes
- Thermal Shutdown
- Available in TSSOP-8 (PW) Package

APPLICATIONS

- PCs
- PDAs
- Digital Cameras
- Modems
- Cell Phones
- Digital Radios
- MP3 Players



DESCRIPTION/ORDERING INFORMATION

The TPS2115A power multiplexer enables seamless transition between two power supplies, such as a battery and a wall adapter, each operating at 2.8 V to 5.5 V and delivering up to 1 A. The TPS2115A includes extensive protection circuitry including user-programmable current limiting, thermal protection, inrush current control, seamless supply transition, cross-conduction blocking, and reverse-conduction blocking. These features greatly simplify designing power multiplexer applications.




Figure 1. Typical Application



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SBVS124-NOVEMBER 2008 www.ti.com



ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
-40°C to 85°C	TSSOP - PW	Reel of 2000	TPS2115AIPWRQ1	2115AQ	

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

TRUTH TABLE

D0	D1	$V_{I(IN2)} > V_{I(IN1)}^{(1)}$	STAT	OUT ⁽²⁾
0	0	X	Hi-Z	IN2
0	1	No	0	IN1
0	1	Yes	Hi-Z	IN2
1	0	Х	0	IN1
1	1	X	0	Hi-Z


- (1) X = don't care
- (2) The undervoltage lockout circuit causes the output OUT to go Hi-Z if the selected power supply does not exceed the IN1/IN2 UVLO, or if neither of the supplies exceeds the internal V_{DD} UVLO.

TERMINAL FUNCTIONS

TERM	MINAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
D0	2	I	TTL- and CMOS-compatible input pins. Each pin has a 1-μA pullup. The <i>Truth Table</i> shows the functionality
D1	3	I	of D0 and D1.
GND	5	I	Ground
IN1	8	I	Primary power switch input. The IN1 switch can be enabled only if the IN1 supply is above the UVLO threshold and at least one supply exceeds the internal V _{DD} UVLO.
IN2	6	I	Secondary power switch input. The IN2 switch can be enabled only if the IN2 supply is above the UVLO threshold and at least one supply exceeds the internal V _{DD} UVLO.
ILIM	4	I	A resistor R _{ILIM} from ILIM to GND sets the current limit I _L to 500/R _{ILIM} .
OUT	7	0	Power switch output
STAT	1	0	Open-drain output that is Hi-Z if the IN2 switch is ON. STAT pulls low if the IN1 switch is ON or if OUT is Hi-Z (i.e., EN is equal to logic 0).



FUNCTIONAL BLOCK DIAGRAM



SBVS124-NOVEMBER 2008



ABSOLUTE MAXIMUM RATINGS(1)(2)

over operating free-air temperature range unless otherwise noted

VI	Input voltage range	IN1, IN2, D0, D1, ILIM	−0.3 V to 6 V	
Vo	Output voltage range	OUT, STAT	-0.3 V to 6 V	
I _{O(sink)}	Output sink current	STAT	5 mA	
Io	Continuous output current	1.5 mA		
P_D	Continuous total power dissipation	See Dissipation Ratings		
T _A	Operating free-air temperature range		-40°C to 85°C	
T_{J}	Operating virtual-junction temperature range	je	-40°C to 125°C	
T _{stg}	Storage temperature range		−65°C to 150°C	
T _{lead}	Lead temperature soldering	1,6 mm (1/16 inch) from case for 10 seconds	260°C	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

			MAX	UNIT
ESD	Electrostatic discharge protection	Human-Body Model (HBM)	2000	\/
ESD	Electrostatic discharge protection	Charged-Device Model (CDM)	500	V

DISSIPATION RATINGS

PACKAGE	DERATING FACTOR	T _A ≤ 25°C	T _A = 70°C	T _A = 85°C
	ABOVE T _A = 25°C	POWER RATING	POWER RATING	POWER RATING
TSSOP (PW)	3.9 mW/°C	387 mW	213 mW	155 mW

RECOMMENDED OPERATING CONDITIONS

				MIN	MAX	UNIT
Vı	Input voltage	IN1	V _{I(IN2)} ≥ 2.8 V	1.5	5.5	
		IIN I	V _{I(IN2)} < 2.8 V	2.8	5.5	
		IN2	V _{I(IN1)} ≥ 2.8 V	1.5	5.5	V
		IN2	$V_{I(IN1)} < 2.8 \text{ V}$	2.8	5.5	
		D0, D1			5.5	
V_{IH}	High-level input voltage	D0, D1		2		V
V_{IL}	Low-level input voltage	D0, D1			0.7	V
Io	Current limit adjustment range	OUT		0.63	1.25	Α
T _A	Operating free-air temperature			-40	85	°C
T_{J}	Operating virtual-junction temperature range				125	°C

Submit Documentation Feedback

⁽²⁾ All voltages are with respect to GND.

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

PARAMETER TEST CONDITIONS		NDITIONS	MIN	TYP	MAX	UNIT	
Power	Switch (1)						
			$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$		84	110	
		$T_A = 25^{\circ}C, I_L = 500 \text{ mA}$	$V_{I(IN1)} = V_{I(IN2)} = 3.3 \text{ V}$		84	110	
r	Drain-source on-state		$V_{I(IN1)} = V_{I(IN2)} = 2.8 \text{ V}$		84	110	_
r _{DS(on)}	resistance (INx to OUT)		$V_{I(IN1)} = V_{I(IN2)} = 5.0 \text{ V}$			150	mΩ
		$T_A = 85^{\circ}C, I_L = 500 \text{ mA}$	V _{I(IN1)} = V _{I(IN2)} = 3.3 V			150	
			V _{I(IN1)} = V _{I(IN2)} = 2.8 V			150	
Logic	Inputs (D0 and D1)		(4.17)				
		D0 or D1 = high, sink current				1	
I _I	Input current at D0 or D1	D0 or D1 = low, source current		0.5	1.4	5	μΑ
Supply	/ and Leakage Currents	,					
	,	D1 = high, D0 = low (IN1 active), V _{I(IN1)}	= 5.5 V. V _I (IN2) = 3.3 V. I _O (OLIT) = 0 A		55	90	
		D1 = high, D0 = low (IN1 active), $V_{I(IN1)}$			1	12	
Supply	current from IN1 (operating)	$D0 = D1 = low (IN2 active), V_{I(IN1)} = 5.5$, , , ,			75	μΑ
		$D0 = D1 = low (IN2 active), V_{I(IN1)} = 3.3$				1	
		D1 = high, D0 = low (IN1 active), $V_{I(IN1)} = 0.0$				1	
						75	
Supply	current from IN2 (operating)	D1 = high, D0 = low (IN1 active), V _{I(IN1)} = 3.3 V, V _{I(IN2)} = 5.5 V, I _{O(OUT)} = 0 A			1		μΑ
		D0 = D1 = low (IN2 active), $V_{I(IN1)} = 5.5 \text{ V}$, $V_{I(IN2)} = 3.3 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$ D0 = D1 = low (IN2 active), $V_{I(IN1)} = 3.3 \text{ V}$, $V_{I(IN2)} = 5.5 \text{ V}$, $I_{O(OUT)} = 0 \text{ A}$				12	
Quiescent current from IN1 (standby)		$D0 = D1 = Iow (IN2 active), V_{I(IN1)} = 3.3$			55	90	
		$D0 = D1 = high (inactive), I_{O(OUT)} = 0 A$	$V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}$		0.5	2	μΑ
		, ,	$V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}$			1	
Quiescent current from IN2 (standby)		$D0 = D1 = high (inactive), I_{O(OUT)} = 0 A$	$V_{I(IN1)} = 5.5 \text{ V}, V_{I(IN2)} = 3.3 \text{ V}$			1	μΑ
		, ,	$V_{I(IN1)} = 3.3 \text{ V}, V_{I(IN2)} = 5.5 \text{ V}$		0.5	2	
	d leakage current from IN1 ured from OUT to GND)	D0 = D1 = high (inactive), $V_{I(IN1)}$ = 5.5 V T_A = 25°C		0.1	5	μΑ	
	d leakage current from IN2 ured from OUT to GND)	D0 = D1= high (inactive), $V_{I(IN2)}$ = 5.5 V T_A = 25°C	, IN1 open, $V_{O(OUT)} = 0 V$ (shorted),		0.1	5	μΑ
	se leakage current to INx ured from INx to GND)	D0 = D1 = high (inactive), $V_{I(INx)} = 0 V$,	V _{O(OUT)} = 5.5 V, T _A = 25°C		0.3	5	μΑ
Currer	nt Limit Circuit						
		R _{ILIM} = 400 Ω		0.95	1.25	1.56	
	Current limit accuracy	R _{ILIM} = 700 Ω		0.47	0.71	0.99	Α
t _d	Current limit settling time	Time for short-circuit output current to settle within 10% of its steady state value			1		ms
l _i	Input current at ILIM	$V_{I(ILIM)} = 0 \text{ V}, I_{O(OUT)} = 0 \text{ A}$		-15		0	μА
UVLO	pac our or at term	- ((LIM)	I			J	μιι
J. _J		Falling edge		1.15	1.25		
IN1 an	d IN2 UVLO	Rising edge		1.10	1.30	1.35	V
IN1 and IN2 UVLO hysteresis		Thomas dags		30	57	65	mV
		Falling edge		2.4	2.53	00	111.0
Internal VDD UVLO (the higher of IN1 and IN2)		Falling edge Rising edge			2.58	2.8	V
	/ II VDD UVLO hysteresis	rading dage		30	50	75	mV
	deglitch for IN1, IN2	Falling edge		30	110	13	
		i aiiing euge			110		μs
ΔV _{IO(blk}	Minimum input-to-output voltage difference to block switching	D0 = D1 = high, $V_{I(INx)}$ = 3.3 V. Connect 1-kΩ resistor. Set D0 = low. Slowly deconnects to IN1.	OUT to a 5-V supply through a series rease the supply voltage until OUT	80	100	120	mV

⁽¹⁾ The TPS2115A can switch a voltage as low as 1.5 V as long as there is a minimum of 2.8 V at one of the input power pins. In this specific case, the lower supply voltage has no effect on the IN1 and IN2 switch on-resistances.



ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Therm	al Shutdown					
Therma	al shutdown threshold	TPS2115A is in current limit.	135			°C
Recove	ery from thermal shutdown	TPS2115A is in current limit.	125			°C
Hysteresis				10		°C
IN2-IN	1 Comparators					
Hyster	esis of IN2-IN1 comparator		0.1		0.2	V
Deglito (both ↑	h of IN2-IN1 comparator		10	20	50	μs
STAT	Output					
I _{leak}	Leakage current	V _{O(STAT)} = 5.5 V		0.01	1	μΑ
V _{sat}	Saturation voltage	I _{I(STAT)} = 2 mA, IN1 switch is on		0.13	0.4	V
t _d	Deglitch time (falling edge only)			150		μs


SWITCHING CHARACTERISTICS


over operating free-air temperature range, $V_{I(IN1)} = V_{I(IN2)} = 5.5 \text{ V}$, $R_{ILIM} = 400 \Omega$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS			TYP	MAX	UNIT
Power	Switch					,	
t _r	Output rise time from an enable	V _{I(IN1)} = V _{I(IN2)} = 5 V	$T_A = 25$ °C, $C_L = 1 \mu F$, $I_L = 500 \text{ mA}$, See Figure 2(a)	1	1.8	3	ms
t _f	Output fall time from a disable	V _{I(IN1)} = V _{I(IN2)} = 5 V	T_A = 25°C, C_L = 1 μ F, I_L = 500 mA, See Figure 2(a)	0.5	1	2	ms
	Transition time	IN1 to IN2 transition, $V_{I(IN1)} = 3.3 \text{ V}$, $V_{I(IN2)} = 5 \text{ V}$	$T_A = 85$ °C, $C_L = 10 \mu F$, $I_L = 500 \text{ mA}$ [Measure transition time as		40	60	
t _t		IN2 to IN1 transition, $V_{I(IN1)} = 5 \text{ V}$, $V_{I(IN2)} = 3.3 \text{ V}$	10%-90% rise time or from 3.4 V to 4.8 V on V _{O(OUT)}], See Figure 2(b)		40	60	μs
t _{PLH1}	Turn-on propagation delay from enable	$V_{I(IN1)} = V_{I(IN2)} = 5 \text{ V}$, Measured from enable to 10% of $V_{O(OUT)}$	T_A = 25°C, C_L = 10 μ F, I_L = 500 mA, See Figure 2(a)		1		ms
t _{PHL1}	Turn-off propagation delay from a disable	$V_{I(IN1)} = V_{I(IN2)} = 5 \text{ V, Measured from}$ disable to 90% of $V_{O(OUT)}$	T_A = 25°C, C_L = 10 μ F, I_L = 500 mA, See Figure 2(a)		5		ms
t _{PLH2}	Switch-over rising propagation delay	Logic 1 to Logic 0 transition on D1, $V_{I(IN1)} = 1.5 \text{ V}, V_{I(IN2)} = 5 \text{ V}, V_{I(D0)} = 0 \text{ V},$ Measured from D1 to 10% of $V_{O(OUT)}$	$T_A = 25^{\circ}\text{C}, \ C_L = 10 \ \mu\text{F}, \ I_L = 500 \ \text{mA},$ See Figure 2(c)		40	100	μs
t _{PHL2}	Switch-over falling propagation delay	Logic 0 to Logic 1 transition on D1, $V_{I(IN1)} = 1.5 \text{ V}$, $V_{I(IN2)} = 5 \text{ V}$, $V_{I(D0)} = 0 \text{ V}$, Measured from D1 to 90% of $V_{O(OUT)}$	$T_A = 25$ °C, $C_L = 10 \ \mu\text{F}$, $I_L = 500 \ \text{mA}$, See Figure 2(c)	2	5	10	ms

www.ti.com

PARAMETER MEASUREMENT INFORMATION









Figure 2. Propagation Delays and Transition Timing Waveforms

SBVS124-NOVEMBER 2008 www.ti.com



TYPICAL CHARACTERISTICS

V₍₍₀₀₎ 2 V/div V₍₍₀₀₁₎ 2 V/div





Output Switchover Response Test Circuit

Figure 3.

OUTPUT TURN-ON RESPONSE

t - Time - 1 ms/div





Output Turn-On Response Test Circuit

Figure 4.








Figure 5.



TYPICAL CHARACTERISTICS (continued) OUTPUT SWITCHOVER VOLTAGE DROOP





Output Switchover Voltage Droop Test Circuit Figure 6.







Figure 7.




TYPICAL CHARACTERISTICS (continued)

INRUSH CURRENT


vs LOAD CAPACITANCE








Output Capacitor Inrush Current Test Circuit Figure 8.















SBVS124-NOVEMBER 2008 www.ti.com





APPLICATION INFORMATION

Some applications have two energy sources, one of which should be used in preference to another. Figure 15 shows a circuit that will connect IN1 to OUT until the voltage at IN1 falls below a user-specified value. Once the voltage on IN1 falls below this value, the TPS2115A will select the higher of the two supplies. This usually means that the TPS2115A will swap to IN2.




Figure 15. Auto-Selecting for a Dual Power Supply Application

In Figure 16, the multiplexer selects between two power supplies based upon the D1 logic signal. OUT connects to IN1 if D1 is logic 1; otherwise, OUT connects to IN2. The logic thresholds for the D1 terminal are compatible with both TTL and CMOS logic.




Figure 16. Manually Switching Power Sources



DETAILED DESCRIPTION

Auto-Switching Mode

D0 equal to logic 1 and D1 equal to logic 0 selects the auto-switching mode. In this mode, OUT connects to the higher of IN1 and IN2.

Manual Switching Mode

D0 equal to logic 0 selects the manual-switching mode. In this mode, OUT connects to IN1 if D1 is equal to logic 1, otherwise OUT connects to IN2.

N-Channel MOSFETs

Two internal high-side power MOSFETs implement a single-pole double-throw (SPDT) switch. Digital logic selects the IN1 switch, IN2 switch, or no switch (Hi-Z state). The MOSFETs have no parallel diodes so output-to-input current cannot flow when the FET is off. An integrated comparator prevents turn-on of a FET switch if the output voltage is greater than the input voltage.

Cross-Conduction Blocking

The switching circuitry ensures that both power switches will never conduct at the same time. A comparator monitors the gate-to-source voltage of each power FET and allows a FET to turn on only if the gate-to-source voltage of the other FET is below the turn-on threshold voltage.

Reverse-Conduction Blocking

When the TPS2115A switches from a higher-voltage supply to a lower-voltage supply, current can potentially flow back from the load capacitor into the lower-voltage supply. To minimize such reverse conduction, the TPS2115A will not connect a supply to the output until the output voltage has fallen to within 100 mV of the supply voltage. Once a supply has been connected to the output, it will remain connected regardless of output voltage.

Charge Pump

The higher of supplies IN1 and IN2 powers the internal charge pump. The charge pump provides power to the current limit amplifier and allows the output FET gate voltage to be higher than the IN1 and IN2 supply voltages. A gate voltage that is higher than the source voltage is necessary to turn on the N-channel FET.

Current Limiting

A resistor R_{ILIM} from ILIM to GND sets the current limit to 500/ R_{ILIM} . Setting resistor R_{ILIM} equal to zero is not recommended as that disables current limiting.

Output Voltage Slew-Rate Control

The TPS2115A slews the output voltage at a slow rate when OUT switches to IN1 or IN2 from the Hi-Z state (see *Truth Table*). A slow slew rate limits the inrush current into the load capacitor. High inrush currents can glitch the voltage bus and cause a system to hang up or reset. It can also cause reliability issues such as pitting the connector power contacts when hot-plugging a load such as a PCI card. The TPS2115A slews the output voltage at a much faster rate when OUT switches between IN1 and IN2. The fast rate minimizes the output voltage droop and reduces the output voltage hold-up capacitance requirement.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

13-Jan-2009

PACKAGING INFORMATION

www ti com

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Pa	ackage Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPS2115AIPWRQ1	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS2115A-Q1:

Catalog: TPS2115A

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

PW (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products Applications

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers DI P® Products Consumer Electronics www.dlp.com www.ti.com/consumer-apps

DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface Medical www.ti.com/medical interface.ti.com Logic logic.ti.com Security www.ti.com/security

Power Mgmt <u>power.ti.com</u> Space, Avionics and Defense <u>www.ti.com/space-avionics-defense</u>

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>