www.ti.com

VOICE COIL MOTOR DRIVER FOR CAMERA AUTO FOCUS

Check for Samples: DRV201

FEATURES

- Configurable for Linear or PWM Mode VCM Current Generation
- High Efficiency PWM Current Control for VCM
- Advanced Ringing Compensation
- Integrated 10-bit D/A Converter for VCM Current Control
- Protection
 - Open and Short-Circuit Detection on VCM Pins
 - Undervoltage Lockout (UVLO)
 - Thermal Shutdown
 - Open and Short Circuit Protection on VCM Output
 - Internal Current Limit for VCM Driver
 - 4-kV ESD-HBM
- I²C Interface

- Operating Temperature Range: -40°C to 85°C
- 6-Ball WCSP Package With 0.4-mm Pitch
- Max Die Size: 0.8 mm x 1.48 mm
- Package Heights:
 - YFM: 0.15 mm
 - YMB: 0.3 mm

APPLICATIONS


- Cell Phone Auto Focus
- Digital Still Camera Auto Focus
- Iris/Exposure Control
- Security Cameras
- Web and PC Cameras
- Actuator Controls

DESCRIPTION

The DRV201 is an advanced voice coil motor driver for camera auto focus. It has an integrated D/A converter for setting the VCM current. VCM current is controlled with a fixed frequency PWM controller or a linear mode driver. Current generation can be selected via I²C register. The DRV201 has an integrated sense resistor for current regulation and the current can be controlled through I²C.

When changing the current in the VCM, the lens ringing is compensated with an advanced ringing compensation function. Ringing compensation reduces the needed time for auto focus significantly. The device also has VCM short and open protection functions.

FUNCTIONAL BLOCK DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER			
4000 +- 0500	YFM	DRV201YFMR			
-40°C to 85°C	YMB	DRV201YMBR			

- For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

DEVICE INFORMATION

NanoFree YFM PACKAGE NanoFree YFM PACKAGE (BOTTOM VIEW) (TOP VIEW) 2 YFM package has no top side markings SDA С В NanoFree YMB PACKAGE NanoFree YMB PACKAGE (BOTTOM VIEW) (TOP VIEW) YMB package package markings: VBAT 201 2 YM = YEAR / MONTH DATE CODE = DAY OF LASER MARK = ASSEMBLY SITE CODE D YMDS SDA I SINK GND S = Pin A1 (Filled Solid) С

TERMINAL FUNCTIONS

TERMI	NAL	1/0	DESCRIPTION			
NAME	NO.	I/O	DESCRIPTION			
VBAT	2A		Power			
GND	1A		Ground			
I_SOURCE	2B		Voice coil positive terminal			
I_SINK	1B		Voice coil negative terminal			
SCL	2C	- 1	I ² C serial interface clock input			
SDA	1C	I/O	I ² C serial interface data input/output (open drain)			

Submit Documentation Feedback

В

Α



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

			VALUE	UNIT
	VBAT, ISOURCE, ISOURCE pin voltage range (2)	-0.3 to 5.5	V	
	Voltage range at SDA, SCL		-0.3 to 3.6	V
	Continuous total power dissipation		Internally limited	t
θ_{JA}	Junction-to-ambient thermal resistance (3)	130	°C/W	
ГЈ	Operating junction temperature	-40 to 125	°C	
ГА	Operating ambient temperature		-40 to 85	°C
Γ _{stg}	Storage temperature		-55 to 150	°C
	ECD vetine	(HBM) Human body model		
ESD rating		(CDM) Charged device model	±500	V

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE					
V _{BAT}	Input supply voltage		2.5	3.7	4.8	V
1/	I la demisita na la alcont thua alcold	V _{BAT} rising			2.2	V
V_{UVLO}	Undervoltage lockout threshold	V _{BAT} falling	2			V
V _{HYS}	Undervoltage lockout hysteresis		50	100	250	mV
INPUT CUE	RRENT					
I _{SHUTDOWN}	Input supply current shutdown, includes switch leakage currents	MAX: $V_{BAT} = 4.4 \text{ V}$		0.15	1	μA
I _{STANDBY}	Input supply current standby, includes switch leakage currents	MAX: $V_{BAT} = 4.4 \text{ V}$		120	200	μΑ
STARTUP,	MODE TRANSITIONS, AND SHUTDOW	'N				
t ₁	Shutdown to standby				100	μs
t ₂	Standby to active				100	μs
t ₃	Active to standby				100	μs
t ₄	Shutdown time	Active or standby to shutdown	0.5		1	ms
VCM DRIV	ER STAGE					
	Resolution			10		bits
I _{RES}	Relative accuracy		-10		10	LSB
	Differential nonlinearity		-1		1	LOD
	Zero code error			0		mA
	Offset error	At code 32			3	mA
	Gain error			±3		% of FSR
	Gain error drift			0.3	0.4	%/°C
	Offset error drift			0.3	0.5	%/°C
I _{MAX}	Maximum output current			102.3		mA
I _{LIMIT}	Average VCM current limit	See (1)	110	160	240	mA

⁽¹⁾ During short circuit condition driver current limit comparator will trip and short is detected and driver goes into STANDBY and short flag is set high in the status register.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ This thermal data is measured with high-K board (4-layer board).



ELECTRICAL CHARACTERISTICS (continued)


Over recommended free-air temperature range and over recommended input voltage range (typical at an ambient temperature range of 25°C) (unless otherwise noted)

				MAX	UNIT
Minimum VCM code for OPEN and SHORT detection	See (2)	256			mA
Switching frequency	Selectable through CONTROL register	0.5		4	MHz
Internal dropout	See (3)			0.4	V
VCM inductance		30		150	μΗ
VCM resistance		11		22	Ω
/EMENT CONTROL					
Lens settling time	±10% error band		2/f _{VCM}		ms
Lens settling time	±10% error band		1/f _{VCM}		ms
VCM resonance frequency		50		150	Hz
VCM recognition for many talents	When 1/f _{VCM} compensation is used	-10		10	%
VCM resonance frequency tolerance	When 2/f _{VCM} compensation is used -30			30	%
s (SDA AND SCL)					
Land balance comment	V = 1.8 V, SCL	-4.25		4.25	
input leakage current	V = 1.8 V, SDA	-1		1	μA
I ² C pull-up resistors	SDA and SCL pins		4.7		kΩ
Input high level	See (4)	1.17		3.6	V
Input low level	See (5)	0		0.63	V
SCL timeout for shutdown detection		0.5		1	ms
Pull down resistor at SCL line			500		kΩ
I ² C clock frequency				400	kHz
OSCILLATOR					
Internal oscillator	20°C ≤ T _A ≤ 70°C	-3		3	%
Frequency accuracy	-40°C ≤ T _A ≤ 85°C	-5		5	%
SHUTDOWN					
Thermal shutdown trip point			140		°C
	SHORT detection Switching frequency Internal dropout VCM inductance VCM resistance VEMENT CONTROL Lens settling time Lens settling time VCM resonance frequency VCM resonance frequency tolerance S (SDA AND SCL) Input leakage current I²C pull-up resistors Input high level Input low level SCL timeout for shutdown detection Pull down resistor at SCL line I²C clock frequency OSCILLATOR Internal oscillator Frequency accuracy SHUTDOWN	SHORT detection Switching frequency Internal dropout VCM inductance VCM resistance VEMENT CONTROL Lens settling time Lens settling time VCM resonance frequency VCM resonance frequency tolerance S (SDA AND SCL) Input leakage current V = 1.8 V, SCL V = 1.8 V, SDA I ² C pull-up resistors SDA and SCL pins Input high level See (4) Input low level Sce (5) SCL timeout for shutdown detection Pull down resistor at SCL line I ² C clock frequency OSCILLATOR Internal oscillator Frequency accuracy Selectable through CONTROL register See (3) When 1/fvcM compensation is used When 2/fvcM compensation is used V = 1.8 V, SCL V = 1.8 V, SDA SDA and SCL pins See (4) Input low level See (5) SCL timeout for shutdown detection Pull down resistor at SCL line I ² C clock frequency OSCILLATOR Internal oscillator Frequency accuracy -40°C ≤ T _A ≤ 85°C SHUTDOWN	See C See C See C See C See C See C Switching frequency Selectable through CONTROL register 0.5	SHORT detection See (a) 256 Switching frequency Selectable through CONTROL register 0.5 Internal dropout See (3) 30 VCM inductance 30 VCM resistance 11 /EMENT CONTROL Lens settling time ±10% error band 2/f _{VCM} Lens settling time ±10% error band 1/f _{VCM} VCM resonance frequency 50 VCM resonance frequency tolerance When 1/f _{VCM} compensation is used -10 When 2/f _{VCM} compensation is used -30 s (SDA AND SCL) Input leakage current V = 1.8 V, SCL -4.25 V = 1.8 V, SDA -1 1 I ² C pull-up resistors SDA and SCL pins 4.7 Input ligh level See (4) 1.17 Input low level See (5) 0 SCL timeout for shutdown detection 0.5 Pull down resistor at SCL line 500 I ² C clock frequency 500 OSCILLATOR -4.0°C ≤ T _A ≤ 85°C -5 SHUT	SHORT detection See (a) 256 Switching frequency Selectable through CONTROL register 0.5 4 Internal dropout See (3) 0.4 VCM inductance 30 150 VCM resistance 11 22 //EMENT CONTROL Lens settling time ±10% error band 2/f _{VCM} Lens settling time ±10% error band 1/f _{VCM} VCM resonance frequency 50 150 VCM resonance frequency tolerance When 1/f _{VCM} compensation is used -10 10 VCM resonance frequency tolerance When 2/f _{VCM} compensation is used -30 30 s (SDA AND SCL) V = 1.8 V, SCL -4.25 4.25 Input leakage current V = 1.8 V, SDA -1 1 I ² C pull-up resistors SDA and SCL pins 4.7 Input ligh level See (4) 1.17 3.6 Input low level See (5) 0 0.63 SCL timeout for shutdown detection 0.5 1 Pull down resistor at SCL line 500

- (2) When testing VCM open or short this is the recommended minimum VCM code (in dec) to be used.
- (3) This is the voltage that is needed for the feedback resistor and high side driver. It should be noted that the maximum VCM resistance is limited by this voltage and supply voltage. E.g. 3-V supply maximum VCM resistance is: R_{VCM} = (V_{BAT} V_{DRP})/I_{VCM} = (3 V 0.4 V)/102.3 mA = 25.4 Ω.
- (4) During shutdown to standby transition V_{IH} low limit is 1.28 V.
- (5) During shutdown to standby transition V_{IL} high limit is 0.51 V.



PARAMETER MEASUREMENT INFORMATION



List of components:

C_{in} - Panasonic ECJ0EB1A105M
 VCM - Mitsumi VCM KAF-V85S60

Actuator size: 8.5 x 8.5 x 3.4 (mm)
 Lens in the VCM: M6 (Pitch: 0.35)

Weight: 75 mgTTL: 4.2 mmFB: 1.1 mm



TYPICAL CHARACTERISTICS




Figure 1. Lens Positions With and Without Ringing Compensation With 100-µm Step on the Lens Position




Figure 3. Lens Positions With and Without Ringing Compensation With 30-µm Step on the Lens Position




Figure 2. Lens Positions With and Without Ringing Compensation With 100-µm Step on the Lens Position, Zoomed In




Figure 4. Lens Positions With and Without Ringing Compensation With 30-µm Step on the Lens Position, Zoomed In



FUNCTIONAL DESCRIPTION

The DRV201 is intended for high performance autofocus in camera modules. It is used to control the current in the voice coil motor (VCM). The current in the VCM generates a magnetic field which forces the lens stack connected to a spring to move. The VCM current and thus the lens position can be controlled via the I²C interface and an auto focus function can be implemented.

The device connects to a video processor or image sensor through a standard I²C interface which supports up to 400-kbit/s data rate. The digital interface supports IO levels from 1.8 V to 3.3 V. All pins have 4-kV HBM ESD rating.

When SCL is low for at least 0.5 ms, the device enters SHUTDOWN mode. If SCL goes from low to high the driver enters STANDBY mode in less than 100 µs and default register values are set as shown in Figure 5. ACTIVE mode is entered whenever the VCM_CURRENT register is set to something else than zero.




Figure 5. Power Up and Down Sequence

VCM current can be controlled via an I²C interface and VCM_CURRENT registers. Lens stack is connected to a spring which causes a dampened ringing in the lens position when current is changed. This mechanical ringing is compensated internally by generating an optimized ramp whenever the current value in the VCM_CURRENT register is changed. This enables a fast autofocus algorithm and pleasant user experience.

Current in the VCM can be generated with a linear or PWM control. In linear mode the high side PMOS is configured as a current source and current is set by the VCM_CURRENT control register. In PWM control the VCM is driven with a half bridge driver. With PWM control the VCM current is increased by connecting the VCM between V_{BAT} and GND through the high side PMOS and then released to a 'freewheeling' mode through the sense resistor and low side NMOS. PWM mode switching frequency can be selected from 0.5 MHz up to 4 MHz through a CONTROL register. PWM or linear mode can be selected with the PWM/LIN bit in the MODE register.



MODES OF OPERATION

- **SHUTDOWN** If the driver detects SCL has a DC level below 0.63 V for duration of at least 0.5 ms, the driver will enter shutdown mode. This is the lowest power mode of operation. The driver will remain in shutdown for as long as SCL pin remain low.
- **STANDBY** If SCL goes from low to high the driver enters STANDBY mode and sets the default register values. In this mode registers can be written to through the I²C interface. Device will be in STANDBY mode when VCM_CURRENT register is set to zero. From ACTIVE mode the device will enter STANDBY if the SW RST bit of the CONTROL register is set. In this case all registers will be reset to default values.

STANDBY mode is entered from ACTIVE mode if any of the following faults occur: Over temperature protection fault (OTPF), VCM short (VCMS), or VCM open (VCMO). When STANDBY mode is entered due to a fault condition current register is cleared.

ACTIVE The device is in ACTIVE mode whenever the VCM_CURRENT control is set to something else than zero through the I²C interface. In ACTIVE mode VCM driver output stage is enabled all the time resulting in higher power consumption. The device remains in active mode until the SW_RST bit in the CONTROL register is set, SCL is pulled low for duration of 0.5 ms, VCM_CURRENT control is set to zero, or any of the following faults occur: Over temperature protection fault (OTPF), VCM short (VCMS), or VCM open (VCMO). If active mode is entered after fault the status register is automatically cleared.



VCM DRIVER OUTPUT STAGE OPERATION

Current in the VCM can be controlled with a linear or PWM mode output stage. Output stage is enabled in ACTIVE mode which can be controlled through VCM CURRENT control register and the output stage mode is selected from MODE register bit PWM/LIN.

In linear mode the output PMOS is configured to a high side current source and current can be controlled from a VCM CURRENT registers.

In PWM control the VCM is driven with a half bridge driver. With PWM control the VCM current is increased by connecting the VCM between V_{BAT} and GND through the high side PMOS and then released to a 'freewheeling' mode through the sense resistor and low side NMOS. Current in the VCM is sensed with a $1-\Omega$ sense resistor which is connected into an error amplifier input where the other input is controlled by the 10-bit DAC output. PWM mode switching frequency can be selected from 0.5 MHz up to 4 MHz through a CONTROL register. PWM or linear mode can be selected with the PWM/LIN bit in the MODE register.

RINGING COMPENSATION

VCM current can be controlled via an I²C interface and VCM CURRENT registers. Lens stack is connected to a spring which causes a dampened ringing in the lens position when current is changed. This mechanical ringing is compensated internally by generating an optimized ramp whenever the current value in the VCM CURRENT register is changed. This enables a fast auto focus algorithm and pleasant user experience.

Ringing compensation is dependent on the VCM resonance frequency and this can be controlled via VCM FREQ register (07h) from 50 Hz up 150 Hz. Table 1 shows the VCM FREQ register setting for each resonance frequency in 1-Hz steps. If more accurate resonance frequency is available, the control value can be calculated with Equation 1.

Ringing compensation is designed in a way that it can tolerate ±30% frequency variation in the VCM resonance frequency when 2/f_{VCM} compensation is used and ±10% variation with 1/f_{VCM} so only statistical data from the VCM is needed in production.

Copyright © 2011-2012, Texas Instruments Incorporated



Table 1. VCM Resonance Frequency Control Register (07h) Table

VCM	VCM_FR	EQ[7:0] (07h)	VCM			VCM	VCM_FREQ[7:0] (07h)		
Resonance Frequency [Hz]	DEC	BIN	Resonance Frequency [Hz]	DEC	BIN	Resonance Frequency [Hz]	DEC	BIN	
50	0	0	84	154	10011010	118	220	11011100	
51	7	111	85	157	10011101	119	222	11011110	
52	14	1110	86	160	10100000	120	223	11011111	
53	21	10101	87	162	10100010	121	224	11100000	
54	27	11011	88	165	10100101	122	226	11100010	
55	34	100010	89	167	10100111	123	227	11100011	
56	40	101000	90	170	10101010	124	228	11100100	
57	46	101110	91	172	10101100	125	229	11100101	
58	52	110100	92	174	10101110	126	231	11100111	
59	58	111010	93	177	10110001	127	232	11101000	
60	63	111111	94	179	10110011	128	233	11101001	
61	68	1000100	95	181	10110101	129	234	11101010	
62	73	1001001	96	183	10110111	130	235	11101011	
63	78	1001110	97	185	10111001	131	236	11101100	
64	83	1010011	98	187	10111011	132	238	11101110	
65	88	1011000	99	189	10111101	133	239	11101111	
66	92	1011100	100	191	10111111	134	240	11110000	
67	96	1100000	101	193	11000001	135	241	11110001	
68	101	1100101	102	195	11000011	136	242	11110010	
69	105	1101001	103	197	11000101	137	243	11110011	
70	109	1101101	104	198	11000110	138	244	11110100	
71	113	1110001	105	200	11001000	139	245	11110101	
72	116	1110100	106	202	11001010	140	246	11110110	
73	120	1111000	107	204	11001100	141	247	11110111	
74	124	1111100	108	205	11001101	142	248	11111000	
75	127	1111111	109	207	11001111	143	249	11111001	
76	130	10000010	110	208	11010000	144	250	11111010	
77	134	10000110	111	210	11010010	145	251	11111011	
78	137	10001001	112	212	11010100	146	251	11111011	
79	140	10001100	113	213	11010101	147	252	11111100	
80	143	10001111	114	215	11010111	148	253	11111101	
81	146	10010010	115	216	11011000	149	254	11111110	
82	149	10010101	116	217	11011001	150	255	11111111	
83	152	10011000	117	219	11011011	-	-	-	



User Example 1

In Figure 6, lens settling time and settling window shows how lens control is defined. Below is an example case how the lens is controlled and what settling time is achieved:

Measured VCM resonance frequency = 100 Hz

According to Table 1, VCM_FREQ[7:0] = '101111111' (reg 0x07h)

VCM resonance frequency, f_{VCM}, variation is within ±10% (min 90 Hz ... max 110 Hz)

• 1/f_{VCM} ringing compensation is used : RING_MODE = '1' (reg 0x06h)

Stepping the lens by 50 µm

The lens is settled into a ±5-µm window within 10 ms (1/f_{VCM})

User Example 2

If the case is otherwise exactly the same, but VCM resonance frequency cannot be guaranteed to stay at more than ±30% variation, slower ringing compensation should be used:

Measured VCM resonance frequency = 100 Hz

According to Table 1, VCM_FREQ[7:0] = '10111111' (reg 0x07h)

VCM resonance frequency, f_{VCM}, variation is within ±30% (min 70 Hz ... max 130 Hz)

2/f_{VCM} ringing compensation is used : RING_MODE = '0' (reg 0x06h)

Stepping the lens by 50 µm

The lens is settled into a ±5-µm window within 20 ms (2/f_{VCM})




Figure 6. Lens Settling Time and Settling Window



I²C BUS OPERATION

The I²C bus is a communications link between a controller and a series of slave terminals. The link is established using a two-wired bus consisting of a serial clock signal (SCL) and a serial data signal (SDA). The serial clock is sourced from the controller in all cases where the serial data line is bi-directional for data communication between the controller and the slave terminals. Each device has an open drain output to transmit data on the serial data line. An external pull-up resistor must be placed on the serial data line to pull the drain output high during data transmission.

The DRV201 hosts a slave I²C interface that supports data rates up to 400 kbit/s and auto-increment addressing and is compliant to I²C standard 3.0.

DRV201 supports four different read and two different write operations; single read from a defined location, single read from a current location, sequential read starting from a defined location, sequential read from current location, single write to a defined location, sequential write starting from a defined location. All different read and write operations are described below.

Single Write to a Defined Location

Figure 7 shows the format of a single write to a defined register. First, the master issues a start condition followed by a seven-bit I2C address. Next, the master writes a zero to conduct a write operation. Upon receiving an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a second acknowledge, DRV201 sets the I²C register to a defined value and the master writes the eight-bit data value across the bus. Upon receiving a third acknowledge, DRV201 auto increments the internal I²C register number by one and the master issues a stop condition. This action concludes the register write.




Figure 7. Single Write

Single Read from a Defined Location and Current Location

Figure 8 shows the format of a single read from a defined location. First, the master issues a start condition followed by a seven-bit I²C address. Next, the master writes a zero to conduct a write operation. Upon receiving an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a second acknowledge, DRV201 sets the internal I²C register number to a defined value. Then the master issues a repeat start condition and a seven-bit I²C address followed by a one to conduct a read operation. Upon receiving a third acknowledge, the master releases the bus to the DRV201. The DRV201 then writes the eight-bit data value from the register across the bus. The master acknowledges receiving this byte and issues a stop condition. This action concludes the register read.




Figure 8. Single Read from a Defined Location

Figure 9 shows the single read from the current location. If the read command is issued without defining the register number first, DRV201 writes out the data from the current register from the device memory.






Figure 9. Single Read from the Current Location

Sequential Read and Write

Sequential read and write allows simple and fast access to DRV201 registers. Figure 10 shows sequential read from a defined location. If the master doesn't issue a stop condition after giving ACK, DRV201 auto increments the register number and writes the data from the next register.




Figure 10. Sequential Read from a Defined Location

Figure 11 shows the sequential write. If the master doesn't issue a stop condition after giving ACK, DRV201 auto increments it's register by one and the master can write to the next register.




Figure 11. Sequential Write

If read is started without writing the register value first, DRV201 writes out data from the current location. If the master doesn't issue a stop condition after giving ACK, DRV201 auto increments the I²C register and writes out the data. This continues until the master issues a stop condition. This is shown in Figure 12.




Figure 12. Sequential Read Starting from a Current Location

I²C Device Address, Start and Stop Condition

Data transmission is initiated with a start bit from the controller as shown in Figure 13. The start condition is recognized when the SDA line transitions from high to low during the high portion of the SCL signal. Upon reception of a start bit, the device will receive serial data on the SDA input and check for valid address and control information. SDA data is latched by DRV201 on the rising edge of the SCL line. If the appropriate device address bits are set for the device, DRV201 issues the ACK by pulling the SDA line low on the next falling edge after 8th bit is latched. SDA is kept low until the next falling edge of the SCL line.

Copyright © 2011–2012, Texas Instruments Incorporated



Data transmission is completed by either the reception of a stop condition or the reception of the data word sent to the device. A stop condition is recognized as a low to high transition of the SDA input during the high portion of the SCL signal. All other transitions of the SDA line must occur during the low portion of the SCL signal. An acknowledge is issued after the reception of valid address, sub-address and data words. Reference Figure 14.




Figure 13. I²C Start/Stop/Acknowledge Protocol




Figure 14. I²C Data Transmission Protocol



DATA TRANSMISSION TIMING

 V_{BAT} = 3.6 V ±5%, T_A = 25°C, C_L = 100 pF (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _(SCL)	Serial clock frequency		100		400	KHz
	Due Free Time Between Charles and Charl Condition	SCL = 100 KHz	4.7			
t _{BUF}	Bus Free Time Between Stop and Start Condition	SCL = 400 KHz	1.3			μs
	Talauahla anila width an hua	SCL = 100 KHz			50	
t _{SP}	Tolerable spike width on bus	SCL = 400 KHz				ns
	SCL low time	SCL = 100 KHz	4.7			
t _{LOW}	SCL low time	SCL = 400 KHz	1.3			μs
	COL himb time	SCL = 100 KHz	4			μs
t _{HIGH}	SCL high time	SCL = 400 KHz	600			ns
	CDA COL cativa tima	SCL = 100 KHz 250				20
t _{S(DAT)}	$SDA \rightarrow SCL$ setup time	SCL = 400 KHz	100		ns	
0 1 12	Chart condition actual time	SCL = 100 KHz	4.7			μs
t _{S(STA)}	Start condition setup time	SCL = 400 KHz	600			ns
. 0. 197	Chan and distance as the state of	SCL = 100 KHz	4			μs
t _{S(STO)}	Stop condition setup time	SCL = 400 KHz	600			ns
	CDA CCI hold time	SCL = 100 KHz	0		3.45	
t _{H(DAT)}	$SDA \rightarrow SCL$ hold time	SCL = 400 KHz	0		0.9	μs
	Chart aga dition hold time	SCL = 100 KHz	4			μs
t _{H(STA)}	Start condition hold time	SCL = 400 KHz	600			ns
	Disa time of CCI Signal	SCL = 100 KHz			1000	
t _{r(SCL)}	Rise time of SCL Signal	SCL = 400 KHz			300	ns
	Fall time of COL Cional	SCL = 100 KHz			300	
t _{f(SCL)}	Fall time of SCL Signal	SCL = 400 KHz			300	ns
	Pine time of SDA Signal	SCL = 100 KHz			1000	
t _{r(SDA)}	Rise time of SDA Signal	SCL = 400 KHz	3			ns
	Pine time of SDA Signal	SCL = 100 KHz			300	20
t _{f(SDA)}	Rise time of SDA Signal	SCL = 400 KHz				ns



REGISTER ADDRESS MAP

REGISTER	ADDRESS (HEX)	NAME	DEFAULT VALUE	DESCRIPTION
1	01	not used		
2	02	CONTROL	0000 0010	Control register
3	03	VCM_CURRENT_MSB	0000 0000	Voice coil motor MSB current control
4	04	VCM_CURRENT_LSB	0000 0000	Voice coil motor LSB current control
5	05	STATUS	0000 0000	Status register
6	06	MODE	0000 0000	Mode register
7	07	VCM_FREQ	1000 0011	VCM resonance frequency

CONTROL REGISTER (CONTROL)

Address - 0x02h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	not used	EN_RING	RESET					
READ/WRITE	R	R	R	R	R	R	R/W	R/W
RESET VALUE	0	0	0	0	0	0	1	0

FIELD NAME	BIT DEFINITION
	Forced software reset (reset all registers to default values) and device goes into STANDBY. RESET bit is automatically cleared when written high.
RESET	0 – inactive
	1 – device goes to STANDBY
	Enables ringing compensation.
EN_RING	0 – disabled
	1 – enabled

VCM MSB CURRENT CONTROL REGISTER (VCM_CURRENT_MSB)

Address - 0x03h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	not used	VCM_CURRENT[9:0]						
READ/WRITE	R	R	R	R	R	R	R/W	
RESET VALUE	0	0	0	0	0	0	0	0

FIELD NAME	BIT DEFINITION					
	VCM current control					
	00 0000 0000b – 0 mA					
	00 0000 0001b – 0.1 mA					
	00 0000 0010b – 0.2 mA					
	11 1111 1110b – 102.2 mA					
VCM_CURRENT[9:0]	11 1111 1111b – 102.3 mA					
	NOTE When setting the current in DRV201 both VCM_CURRENT_MSB and VCM_CURRENT_LSB registers have to be updated. DRV201 starts updates the current after LSB register write is completed.					



VCM LSB CURRENT CONTROL REGISTER (VCM_CURRENT_LSB)

Address - 0x04h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0			
FIELD NAME	VCM_CURRENT[7:0]										
READ/WRITE		R/W									
RESET VALUE	0	0	0	0	0	0	0	0			

FIELD NAME	BIT DEFINITION
	VCM current control
	00 0000 0000b – 0 mA
	00 0000 0001b – 0.1 mA
	00 0000 0010b – 0.2 mA
	11 1111 1110b – 102.2 mA
VCM_CURRENT[7:0]	11 1111 1111b – 102.3 mA
	NOTE When setting the current in DRV201 both VCM_CURRENT_MSB and VCM_CURRENT_LSB registers have to be updated. DRV201 starts updates the current after LSB register write is completed.

STATUS REGISTER (STATUS)(1)

Address - 0x05h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0	
FIELD NAME	not used	not used	not used	TSD	VCMS	VCMO	UVLO	OVC	
READ/WRITE	R	R/WR	R	R	R	R	R	R	
RESET VALUE	0	0	0	0	0	0	0	0	

⁽¹⁾ Status bits are cleared when device changes it's state from standby to active. If TSD was tripped the device goes into Standby and will not allow the transition into Active until the device cools down and TSD is cleared.

FIELD NAME	BIT DEFINITION
OVC	Over current detection
UVLO	Undervoltage Lockout
VCMO	Voice coil motor open detected
VCMS	Voice coil motor short detected
TSD	Thermal shutdown detected



MODE REGISTER (MODE)

Address - 0x06h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	not used	not used	not used	PWM_FREQ[2:0]			PWM/LIN	RING_MOD E
READ/WRITE	R	R	R	R/W R/W R/W			R/W	R/W
RESET VALUE	0	0	0	0	0	0	0	0

FIELD NAME	BIT DEFINITION				
	Ringing compensation settling time				
RING_MODE	$0-2x(1/f_{VCM})$				
	$1-1x(1/f_{VCM})$				
	Driver output stage in linear or PWM mode				
PWM/LIN	0 – PWM mode				
	1 – Linear mode				
	Output stage PWM switching frequency				
	000 – 0.5 MHz				
	001 – 1 MHz				
	010 – N/A				
PWM_FREQ[2:0]	011 – 2 MHz				
	100 – N/A				
	101 – 4.8 MHz				
	110 – 6.0 MHz				
	111 – 4 MHz				

VCM RESONANCE FREQUENCY REGISTER (VCM_FREQ)

Address - 0x07h

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0				
FIELD NAME		VCM_FREQ[7:0]										
READ/WRITE		R/W										
RESET VALUE	1	0	0	0	0	0	1	1				

FIELD NAME	BIT DEFINITION	
	VCM mechanical ringing frequency for the ringing compensation can be selected with the below formula. The formula gives the VCM_FREQ[7:0] register value in decimal which should be rounded the nearest integer.	ed to
VCM_FREQ[7:0]	$VCM_FREQ = 383 - \frac{19200}{F_{res}}$	(1)
	Default VCM mechanical ringing frequency is 76.4 Hz.	
	$VCM _FREQ = 383 - \frac{19200}{76.4} = 131.69 \Rightarrow 132 \Rightarrow '1000\ 0011'$	(2)



PACKAGE OPTION ADDENDUM

11-Apr-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
DRV201YFMR	ACTIVE	DSLGA	YFM	6	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85		Samples
DRV201YFMT	ACTIVE	DSLGA	YFM	6	250	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85		Samples
DRV201YMBR	ACTIVE	PICOSTAR	YMB	6	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM	-40 to 85	201	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Sep-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV201YFMT	DSLGA	YFM	6	250	180.0	8.4	0.85	1.52	0.19	4.0	8.0	Q1

www.ti.com 28-Sep-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV201YFMT	DSLGA	YFM	6	250	182.0	182.0	17.0

YFM (R-pSTAR-N6)

PicoStar™



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. PicoStar™ package configuration.

The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.

Reference Product Data Sheet for array population. 2 x 3 matrix pattern is shown for illustration only.


F. This package is a Pb-free solder land design.

PicoStar is a trademark of Texas Instruments.



YMB (R-pSTAR-N6)

PicoStar™



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. PicoStar™ package configuration.

The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative.

Reference Product Data Sheet for array population. 2 x 3 matrix pattern is shown for illustration only.

F. This package is a Pb-free solder land design.

PicoStar is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>