

8-Channel 45V 50mA LED Driver

ISL97678

The ISL97678 is an 8-channel PWM dimming LED driver for LCD backlight applications. The ISL97678 is capable of driving up to 96 pieces of 3.4V/50mA LEDs but larger numbers of LEDs is possible if the LED forward voltage combined is less than 45V. The ISL97678 has 8 channels of voltage controlled current sources with typical currents matching to $\pm 1\%$, which compensate for the non-uniformity effect of forward voltages variance in the LED strings. To minimize the voltage headroom and power loss in the typical multi-string operation, the ISL97678 features dynamic headroom control that monitors the highest LED forward voltage string and uses its feedback signal for output regulation.

The ISL97678 features PWM dimming up to 30kHz with $0.8\% \sim 100\%$ duty cycle and maintains $\pm 1\%$ current matching across all ranges. The PWM dimming frequency can be adjusted between 100Hz and 30kHz. The boost switching frequency can also be adjusted between 600kHz and 1.5MHz.

The ISL97678 features extensive protection functions that include string open and short circuit detections, OVP, and OTP.

ISL97678 is available in the 32 Leads QFN 5mmx5mm and operate from -40°C to +85°C with input voltage ranges from 4.75V to 26V.

Features

- · 8 Channels
- 4.75V ~ 26V Input
- 45V Maximum Output
- Drive Typically 96 LEDs (3.4V/50mA each)
- External PWM Input up to 25kHz Dimming
- Dimming range 0.8%~100% up to 30kHz
- Current Matching ±0.7%
- Protections
 - String Open Circuit and Short Circuit Detections, OVP, and OTP
- Adjustable Dimming Frequency
- Adjustable Switching Frequency
- 32 Ld (5mmx5mm) QFN Package

Applications

- Notebook Displays WLED or RGB LED Backlighting
- LCD Monitor LED Backlighting

1

Typical Application Circuit




FIGURE 1. ISL97678 TYPICAL APPLICATION DIAGRAM

Block Diagram




FIGURE 2. ISL97678 BLOCK DIAGRAM

Ordering Information

PART NUMBER	PART MARKING	PACKAGE (Pb-free)	PKG. DWG. #
ISL97678IRZ (Notes 1, 2)	ISL9767 8IRZ	32 Ld 5x5 QFN	L32.5x5B


NOTES:

- 1. Add "-T" or "-TK" suffix for tape and reel. Please refer to $\underline{\text{TB347}}$ for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL97678</u>. For more information on MSL please see techbrief <u>TB363</u>.

intersi

Pin Configuration





Pin Descriptions (I = Input, O = Output, S = Supply)

	-		
PIN	NAME	TYPE	DESCRIPTION
1, 19, 22	PGND	S	Power Ground
2, 3, 5, 6, 7, 8, 9, 15	AGND	S	Analog Ground
4	PWM	I	PWM Brightness Control
10	VLOGIC	0	Internal 2.5V Logic Bias Regulator. Need Decoupling Capacitor for Regulation
11	FSW	I	When R_{FSW} is $100 k\Omega$, f_{SW} is $500 kHz$. When R_{FSW} is $33 k\Omega$, f_{SW} is $1.5 MHz$
12	FPWM	I	When R_{FPWM} is $333k\Omega$, FPWM is $200Hz$. When R_{FPWM} is $3.3k\Omega$, FPWM is $20kHz$.
13	RSET	I	Resistor Connection for Setting LED Current
14	COMP	0	Boost compensation
16	VIN	S	Main Power
17	EN	I	Enable
18	VDC	S	Internal 5V Analog Bias Regulator. Needs Decoupling Capacitor for Regulation
20, 21	LX	0	Boost MOSFET Drain Terminal Switching Node
23	OVP	Į	Overvoltage Protection Input as well as Output Voltage FB Monitoring
24	NC	I/O	No Connect
25 ~ 32	CH1 ~ CH8	I	LED Driver PWM Dimming Monitoring

Absolute Maximum Ratings

Voltage ratings are all with respect to AGND pin
VIN
EN
VLOGIC0.3V to 2.75V
VDC, PWM0.3V to 5.75V
COMP, RSET, FPWM, FSW0.3V to min
(VDC + 0.3V, 5.75V)
CH1 - CH8, LX, OVP0.3V to 45V
PGND, AGND0.3V to +0.3V

Recommended Operating Conditions

Temperature Range	 40°C to +85°C

Thermal Information

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
32 Ld QFN (Notes 4, 5)	31	3
Thermal Characterization (Typical	al, Note 6)	PSI _{JT} (°C/W)
32 Ld QFN		. 0.2
Maximum Continuous Junction T	emperature .	+125°C
Storage Temperature	6	55°C to +150°C
Power Dissipation		
$T_{\text{A}} < +25^{\circ}\text{C} \dots \dots \dots \dots$		3.2W
$T_A < +70^{\circ}C \dots \dots \dots$		1.8W
$T_A < +85^{\circ}C \dots \dots \dots$		1.3W
$T_A < +100^{\circ}C \dots \dots \dots$		0.8W
Pb-Free Reflow Profile		.see link below
http://www.intersil.com/pbfre	<u>e/Pb-FreeReflo</u>	ow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES

- 4. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. For $\theta_{\rm IC}$, the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. PSI_{JT} is the PSI junction-to-top thermal characterization parameter. If the package top temperature can be measured with this rating then the die junction temperature can be estimated more accurately than the θ_{JC} and θ_{JC} thermal resistance ratings.

Electrical Specifications

All specifications below are characterized at $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $V_{1N} = 12\text{V}$, /SHUT = 5V, $I_{SET} = 36\text{k}\Omega$ unless otherwise noted. **Boldface limits apply over the operating temperature range**, -40°C to +85°C.

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
GENERAL						
V _{IN}	Backlight Supply Voltage		4.75		26 (Note 8)	V
I _{VIN_SHDN}	VIN Shutdown Current	/SHUT = 0			5	μΑ
V _{OUT}	Output Voltage				45	V
V _{UVLO}	Undervoltage Lockout Threshold		2.9		3.3	V
V _{UVLO_HYS}	Undervoltage Lockout Hysteresis			300		mV
LINEAR REGULA	ATOR	,	1			
V _{DC}	5V Analog Bias Regulator	V _{IN} > 6V	4.8	5	5.1	V
V _{DC_DROP}	VDC LDO Dropout Voltage	I _{VDC} = 30mA		71	100	mV
I _{VDC}	Active Current	$/SHUT = 5V, R = 33k\Omega$		10		mA
V _{LOGIC}	2.5V Logic Bias Regulator	V _{IN} > 6V	2.3	2.4	2.5	V
V _{LOGIC_DROP}	VLOGIC LDO Dropout Voltage	I _{VLOGIC} = 30mA		31	100	mV
BOOST SWITCH	ING REGULATOR					
SS	Soft-Start			16		ms
SW _{ILimit}	Boost FET Current Limit	$T_A = +25^{\circ}C \text{ to } +85^{\circ}C$	3.0		4.7	Α
r _{DS(ON)}	Internal Boost Switch ON-Resistance			130		mΩ

Electrical Specifications All specifications below are characterized at $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$; $V_{1N} = 12\text{V}$, /SHUT = 5V, $I_{SET} = 36k\Omega$, unless otherwise noted. **Boldface limits apply over the operating temperature range**, -40°C to +85°C. (Continued)

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
Eff_peak	Peak Efficiency	$V_{IN}=24V$, 96LEDs, 20mA each, L = 10 μ H with DCR \leq 100m Ω , $F_{SW}=600$ kHz, $T_A=+25$ °C		92.4		%
		$V_{IN} = 12V$, 96 LEDs, 20mA each, L = 10 μ H with DCR \leq 100m Ω , $F_{SW} = 600$ kHz, $T_A = +25$ °C		91.5		%
		$V_{IN}=6V$, 96 LEDs, 20mA each, L = 10 μ H with DCR \leq 100m Ω , $F_{SW}=600$ kHz, $T_A=+25$ °C		81.6		%
		$V_{IN}=24V$, 80 LEDs, 40mA each, L = 10 μ H with DCR \leq 100m Ω , $F_{SW}=600$ kHz, $T_A=+25$ °C		93.4		%
		$V_{IN}=12V$, 80 LEDs, 40mA each, L = 10 μ H with DCR \leq 100m Ω , $F_{SW}=600$ kHz, $T_A=+25$ °C		90.7		%
D _{MAX}	Boost Maximum Duty Cycle	f _{SW} = 500kHz	90			%
D _{MIN}	Boost Minimum Duty Cycle	f _{SW} = 500kHz			10	%
f_{SW}	Boost Switching Frequency	$R_{fSW} = 100k\Omega$	0.45	0.5	0.55	MHz
		$R_{fSW} = 33k\Omega$	1.35	1.5	1.65	MHz
ILX_leakage	Lx Leakage Current	VLX = 45V, /SHUT = 0V			10	μΑ
REFERENCE						
I _{MATCH}	Channel-to-Channel Current Matching	$I_{LED} = 20mA$	-1.1	±0.7	+1.1	%
I _{ACC}	Absolute Current Accuracy	$I_{RSET} = 36k\Omega,$ $T_{A} = +25^{\circ}C$	-1.5		+1.5	%
		$I_{RSET} = 36k\Omega,$ $T_{A} = -40^{\circ}C \text{ to } +80^{\circ}C$	-2		+2	%
FAULT DETECT	ION		1	1		1
V _{SC}	Channel Short Circuit Threshold		3.3		4.6	V
V _{temp}	Over-Temperature Threshold			150		°C
V _{temp_acc}	Over-Temperature Threshold Accuracy			5		°C
V _{OVP}	Overvoltage Limit on OVP Pin		1.18	1.22	1.24	V
DIGITAL INTER			T-		I	T
V _{IL}	Logic Input Low Voltage				0.8	V
V _{IH}	Logic Input High Voltage		1.5		5.5	V
CURRENT SOUR	RCES		1			1
V _{HEADROOM}	Dominant Channel Current Source Headroom at CH Pin	$I_{LED} = 50\text{mA}$ $T_{A} = +25^{\circ}\text{C}$		1.0		V

Electrical Specifications

All specifications below are characterized at $T_A = -40\,^{\circ}\text{C}$ to $+85\,^{\circ}\text{C}$; $V_{IN} = 12\text{V}$, /SHUT = 5V, $I_{SET} = 36\text{k}\Omega$, unless otherwise noted. **Boldface limits apply over the operating temperature range**, -40\,^{\circ}\text{C} to $+85\,^{\circ}\text{C}$. (Continued)

PARAMETER	DESCRIPTION	CONDITION	MIN (Note 7)	ТҮР	MAX (Note 7)	UNIT
V _{ISET}	Voltage at ISET Pin		1.18	1.21	1.24	V
ILEDmax	Maximum LED Current per Channel	LED config = 8P10S with VF = 3.4V and V_{IN} = 11V		50		mA
PWM GENERATO	DR				11	
FPWM	Generated PWM Frequency	$R_{FPWM} = 330k\Omega$	180	200	220	Hz
		$R_{FPWM} = 3.3k\Omega$	18	20	22	kHz
Dimming Range	PWM Dimming Duty Cycle Limits (Note 9)	f _{PWM} ≤ 30kHz	0.4		100	%
VFSW	f _{SW} Voltage	$R_{FSW} = 33k\Omega$	1.18	1.21	1.24	V
FPWMI	PWMI Input Frequency Range (Note 9)		200		20k	Hz
VFPWM	VFPWM Voltage	$R_{FPWM} = 3.3k\Omega$	1.18	1.21	1.25	V

NOTES:

- 7. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 8. At maximum V_{IN} of 26V, minimum V_{OUT} is 28V. Minimum V_{OUT} can be lower at lower V_{IN}
- 9. Limits established by characterization and are not production tested.

Typical Performance Curves




FIGURE 3. EFFICIENCY vs V_{IN} vs TEMPERATURE AT




FIGURE 4. EFFICIENCY vs V_{IN} vs TEMPERATURE AT 20mA




FIGURE 5. EFFICIENCY vs I_{LED}




FIGURE 6. EFFICIENCY vs SWITCHING FREQUENCY




FIGURE 7. CHANNEL-TO-CHANNEL CURRENT MATCHING EXAMPLE




FIGURE 8. CURRENT MATCHING vs V_{IN} vs TEMPERATURE




FIGURE 9. CURRENT LINEARITY vs LOW LEVEL PWM DIMMING DUTY CYCLE




FIGURE 10. TYPICAL CHANNEL VOLTAGE EXAMPLE




FIGURE 11. V_{HEADROOM} vs V_{IN} vs TEMPERATURE AT 50mA




FIGURE 12. V_{HEADROOM} vs V_{IN} vs TEMPERATURE AT 20mA




FIGURE 13. QUIESCENT CURRENT vs V_{IN} vs TEMPERATURE WITH /SHUT ENABLE




FIGURE 14. V_{OUT} RIPPLE VOLTAGE




FIGURE 15. IN-RUSH CURRENT and LED CURRENT AT $V_{I\,N}=12V$




FIGURE 16. IN-RUSH CURRENT AND LED CURRENT AT $V_{IN} = 26V$




FIGURE 17. LINE REGULATION WITH V_{1N} CHANGES FROM 12V TO 26V DISABLE PROFILE




FIGURE 18. LINE REGULATION WITH $\mbox{V}_{\mbox{\scriptsize IN}}$ CHANGES FROM 26V TO 12V




FIGURE 19. LOAD REGULATION WITH I_{LED} CHANGES FROM 0.4% TO 100% PWM DIMMING




FIGURE 20. LOAD REGULATION WITH I $_{\rm LED}$ CHANGES FROM 100% TO 0.4% PWM DIMMING



FIGURE 21. LOAD REGULATION WITH I_{LED} CHANGES FROM 0% TO 100% PWM DIMMING



FIGURE 22. LOAD REGULATION WITH I_{LED} CHANGES FROM 100% to 0% PWM DIMMING




FIGURE 23. DISABLE PROFILE

Theory of Operation

PWM Boost Converter

The current mode PWM boost converter produces the minimal voltage needed to enable the LED string with the highest forward voltage drop to run at the programmed current. The ISL97678 employs current mode control boost architecture that has a fast current sense loop and a slow voltage feedback loop. Such architecture achieves a fast transient response that is essential for the notebook backlight application where the power can be several Li-ion cell batteries or instantly change to an AC/DC adapter without rendering a noticeable visual nuisance. The number of LEDs that can be driven by ISL97678 depends on the type of LED chosen in the application. The ISL97678 is capable of boosting up to 45V and drive 8 channels of LEDs at maximum of 45mA per channel.

Current Matching and Current Accuracy

Each channel of the LED current is regulated by the current source circuit, as shown in Figure 24.

The LED peak current is set by translating the R_{SET} current to the output with a scaling factor of 707.9/ R_{SET} . The source terminals of the current source MOSFETs are designed to run at 500mV to optimize power loss versus accuracy requirements. The sources of errors of the channel-to-channel current matching come from the op amps offset, internal layout, reference, and current source resistors. These parameters are optimized for current matching and absolute current accuracy. However, the absolute accuracy is additionally determined by the external R_{SET} . A 0.1% tolerance resistor is recommended.




FIGURE 24. SIMPLIFIED CURRENT SOURCE CIRCUIT

Dynamic Headroom Control

The ISL97678 features a proprietary Dynamic Headroom Control circuit that detects the highest forward voltage string or effectively the lowest voltage from any of the CH pins. When this lowest $I_{\mbox{\footnotesize{IN}}}$ voltage is lower than the short circuit threshold, $V_{\mbox{\footnotesize{SC}}}$, such voltage will be used as the feedback signal for the boost regulator. The boost makes the output to the correct level such that the lowest CH pin is at the target headroom voltage. Since all LED strings are connected to the same output voltage, the other CH pins will have a higher voltage, but the regulated current source circuit on each channel will ensure that each channel has the same programmed current. The output voltage will regulate cycle-by-cycle and is always referenced to the highest forward voltage string in the architecture.

OVP and VOUT Requirement

The Overvoltage Protection (OVP) pin has a function of setting the overvoltage trip level as well as limiting the V_{OUT} regulation range.

The ISL97678 OVP threshold is set by $R_{\mbox{UPPER}}$ and $R_{\mbox{LOWER}}$ as shown in Equation 1:

$$V_{OUT\ OVP} = 1.21V \times (R_{UPPER} + R_{LOWER}) / R_{LOWER}$$
 (EQ. 1)

 V_{OUT} can only regulate between 64% and 100% of the $V_{OUT-OVP}$ such that:

Allowable $V_{OUT} = 64\%$ to 100% of V_{OUT}_{OVP}

For example, if 10 LEDs are used with the worst case V_{OUT} of 35V. If R_1 and R_2 are chosen such that the OVP level is set at 40V, then the V_{OUT} is allowed to operate between 25.6V and 40V. If the requirement is changed to a 6 LEDs 21V V_{OUT} application, then the OVP level must be reduced and users should follow $V_{OUT} = (64\% \sim 100\%)$ OVP requirement. Otherwise, the headroom control will be disturbed such that the channel voltage can be much higher than expected and sometimes it can prevents the driver from operating properly.

The ratio of the OVP capacitors should be the inverse of the OVP resistors. For example, if $R_{UPPER}/R_{LOWER}=33/1$, then $C_{UPPER}/C_{LOWER}=1/33$ with $C_{UPPER}=100$ pF and $C_{LOWER}=3.3$ nF.

Dimming Controls

The ISL97678 allows two ways of controlling the LED current, and therefore, the brightness. They are:

- 1. DC current adjustment
- 2. PWM chopping of the LED current defined in Step 1. There are various ways to achieve DC or PWM current control, which will be described in the following.

In any dimming controls, the EN pin must be high. EN is a high voltage pin that can be applied with a digital signal or tied directly to $V_{\mbox{\footnotesize{IN}}}$ for enable function.

MAXIMUM DC CURRENT SETTING

The initial brightness should be set by choosing an appropriate value for R_{SET} . This should be chosen to fix the maximum possible LED current:

$$I_{LEDmax} = \frac{707.9}{R_{SET}}$$
 (EQ. 2)

Alternatively, the R_{SET} can be replaced by a digital potentiometer for adjustable current.

PWM CONTROL

The ISL97678 provides PWM dimming by PWM chopping of the current in the LEDs for all 8 channels. To achieve PWM dimming, the users need to apply a PWM signal at the PWM pin. The PWM output will follow the PWM input and the dimming frequency will be set by R_{PWM} . During the On periods, the LED current will be defined by the value of R_{SET} , as described in Equation 1.

PWM Dimming Frequency Adjustment

The dimming frequencies are set by an external resistor at the FPWM pin as shown by Equation 3:

$$f_{PWM} = \frac{6.66 \times 10^7}{RPWM}$$
 (EQ. 3)

where f_{PWM} is the desirable PWM dimming frequency and R_{FPWM} is the setting resistor.

Switching Frequency

The boost switching frequency can be adjusted by a resistor as shown in Equation 4:

$$f_{SW} = \frac{(5 \times 10^{10})}{R_{OSC}}$$
 (EQ. 4)

where f_{SW} is the desirable boost switching frequency and R_{OSC} is the setting resistor.

5V and 2.3V Low Dropout Regulators

A 5V LDO regulator is present at the VDC pin to develop the necessary low voltage supply, which is used by the chips internal control circuitry. Because VDC is an LDO pin, it requires a bypass capacitor of $1\mu F$ or more for the regulation. The VDC pin can be used for a coarse regulator or reference but do not pull more than few mA from it.

Similarly, a 2.3V LDO regulator is present at the VLOGIC pin to develop the necessary low voltage supply for the chip's internal logic control circuitry. A $1\mu F$ bypass capacitor or more is needed for regulation. The VLOGIC pin can be used as a coarse regulator or reference but do not pull more than few mA from it.

Soft-Start

The ISL97678 uses a digital soft-start where the boost current limit is stepped up in 8 steps. The initial current limit level is set to one ninth of the full current limit, with subsequent steps increasing this by a ninth every 2ms. In the event that no LEDs have been conducting during the interval since the last step (for example if the LEDs are running at low duty cycle at low PWM frequency) then the step will be delayed until the LEDs are conducting. If the LEDs are disabled and re-enabled again then soft start will be restarted when the LEDs are enabled.

Fault Protection and Monitoring

The ISL97678 features extensive protection functions to cover all the perceivable failure conditions. The failure mode of a LED can be either open circuit or as a short. The behavior of an open circuited LED can additionally take the form of either infinite resistance or, for some LEDs, a zener diode, which is integrated into the device in parallel with the now opened LED.

For basic LEDs (which do not have built-in zener diodes), an open circuit failure of an LED will only result in the loss of one channel of LEDs without affecting other channels. Similarly, a short circuit condition on a channel that

results in that channel being turned off does not affect other channels unless a similar fault is occurring.

Due to the lag in boost response to any load change at its output, certain transient events (such as significant step changes in LED duty cycle) can transiently look like LED fault modes. The ISL97678 uses feedback from the LEDs to determine when it is in a stable operating region and prevents apparent faults during these transient events from allowing any of the LED strings to fault out. See Table 1 for more details.

Short Circuit Protection (SCP)

The short circuit detection circuit monitors the voltage on each channel and disables faulty channels which are detected above the programmed short circuit threshold. When an LED becomes shorted, the action taken is described in Table 1. The short circuit threshold is 4V.

Open Circuit Protection (OCP)

When one of the LEDs becomes open circuit, it can behave as either an infinite resistance or a gradually increasing finite resistance. The ISL97678 monitors the current in each channel such that any string which reaches the intended output current is considered "good". Should the current subsequently fall below the target, the channel will be considered an "open circuit". Furthermore, should the boost output of the ISL97678 reach the OVP limit or should the lower over-temperature threshold be reached, all channels which are not "good" will immediately be considered as "open circuit". Detection of an "open circuit" channel will result in a time-out before disabling of the affected channel.

Some users employ some special types of LEDs that have zener diode structure in parallel with the LED for ESD enhancement, thus enabling open circuit operation. When this type of LED goes open circuit, the effect is as if the LED forward voltage has increased, but no light will be emitted. Any affected string will not be disabled, unless the failure results in the boost OVP limit being reached, allowing all other LEDs in the string to remain functional. Care should be taken in this case that the boost OVP limit and SCP limit are set properly, so as to make sure that multiple failures on one string do not cause all other good channels to be faulted out. This is due to the increased forward voltage of the faulty channel making all other channel look as if they have LED shorts. See Table 1 for details for responses to fault conditions.

Overvoltage Protection (OVP)

The integrated OVP circuit monitors the output voltage and keeps the voltage at a safe level. The OVP threshold is set as shown in Equation 5:

$$OVP = 1.21V \times (R_{UPPER} + R_{LOWER}) / R_{LOWER}$$
 (EQ. 5)

These resistors should be large to minimize the power loss. For example, a $1\text{Mk}\Omega$ RUPPER and $30\text{k}\Omega$ RLOWER sets OVP to 41.2V. Large OVP resistors also allow COUT discharges slowly during the PWM Off time. Parallel capacitors should be placed across the OVP resistors such that RUPPER/RLOWER = CLOWER/CUPPER. Using a CUPPER value of at least 30pF is recommended. These capacitors reduce the AC impedance of the OVP node, which is important when using high value resistors.

Undervoltage Lockout

If the input voltage falls below the UVLO level of 2.8V, the device will stop switching and be reset. Operation will restart only if the device control interface re-enables it once the input voltage is back in the normal operating range. Also all digital settings will be reset to their default states.

Over-Temperature Protection (OTP)

The ISL97678 includes two over-temperature thresholds. The lower threshold is set to +130°C. When this threshold is reached, any channel which is outputting current at a level significantly below the regulation target will be treated as "open circuit" and disabled after a time-out period. The intention of the lower threshold is to allow bad channels to be isolated and disabled before they cause enough power dissipation (as a result of other channels having large voltages across them) to hit the upper temperature threshold.

The upper threshold is set to +150°C. Each time this is reached, the boost will stop switching and the output current sources will be switched off and stay off until the control driver is power off and and re-enables it. Also unless disabled via the /SHUT pin, the device stays in an active state throughout.

For the extensive fault protection conditions, please refer to Figure 25 and Table 1 for details.

Shutdown

When the EN pin is low the entire chip is shut down to give close to zero shutdown current. The digital interfaces will not be active during this time.




FIGURE 25. SIMPLIFIED FAULT PROTECTIONS

TABLE 1. PROTECTIONS TABLE

CASE	FAILURE MODE	DETECTION MODE	FAILED CHANNEL ACTION	GOOD CHANNELS ACTION	V _{OUT} REGULATED BY
1	CH1 Short Circuit	Upper Over-Temperature Protection limit (OTP) not triggered and VI _{INO} < VSC	CH1 ON and burns power	CH2 through CH8 Normal	Highest VF of CH2 through CH8
2	CH1 Short Circuit	Upper OTP triggered but V _{IN1} < VSC	CH1 goes off	Same as CH1	Highest VF of CH2 through CH8
3	CH1 Short Circuit	Upper OTP not triggered but VI _{IN1} > VSC	CH1 disabled after 6 PWM cycles time-out.	If 3 channels are already shut down, all channels will be shut down. Otherwise CH2-8 will remain as normal	Highest VF of CH2 through CH8
4	CH1 Open Circuit with infinite resistance	Upper OTP not triggered and VIIN1 < VSC	V _{OUT} will ramp to OVP. CH1 will time-out after 6 PWM cycles and switch off. V _{OUT} will drop to normal level.	CH2 through CH8 Normal	Highest VF of CH2 through CH8
5	CH1 LED Open Circuit but has paralleled Zener	Upper OTP not triggered and VI _{IN1} < VSC	CH1 remains ON and has highest VF, thus V _{OUT} increases	CH2 through CH8 ON, Q2 through Q8 burn power	VF of CH1
6	CH1 LED Open Circuit but has paralleled Zener	Upper OTP triggered but VI _{IN1} < VSC	CH1 goes off	Same as CH1	VF of CH1

ISL97678

TABLE 1. PROTECTIONS TABLE (Continued)

CASE	FAILURE MODE	DETECTION MODE	FAILED CHANNEL ACTION	GOOD CHANNELS ACTION	V _{OUT} REGULATED BY
7	CH1 LED Open Circuit but has paralleled Zener	Upper OTP not triggered but VIIN1 > VSC	CH1 OFF	CH2 through CH8 Normal	Highest VF of CH2 through CH8
		Upper OTP not triggered but VIINx > VSC	CH1 remains ON and has highest VF, thus V _{OUT} increases.	V _{OUT} increases then CH-X switches OFF. This is an unwanted shut off and can be prevented by setting OVP and/or VSC at an appropriate level.	VF of CH1
8	Channel-to- Channel ΔVF too high	Lower OTP triggered but VIINx < VSC	Any channel at below the target current will fault out after 6 PWM cycles. Remaining channels driven with normal current.		Highest VF of CH1 through CH8
9	Channel-to- Channel ΔVF too high	Upper OTP triggered but VIINx < VSC	All channels switched off		Highest VF of CH1 through CH8
10	Output LED string voltage too high	V _{OUT} > VOVP	Driven with normal current. Any channel that is below the target current will time-out after 6 PWM cycles.		Highest VF of CH1 through CH8
11	V _{OUT} /LX shorted to GND		LX will not switch		

Components Selections

According to the inductor Voltage-Second Balance principle, the change of inductor current during the switching regulator On-time is equal to the change of inductor current during the switching regulator Off-time. Since the voltage across an inductor is as shown in Equation 6:

$$V_1 = L \times \Delta I_1 / \Delta t$$
 (EQ. 6)

and ΔI_{\perp} @ On = ΔI_{\perp} @ Off, therefore:

$$(V_1 - 0)/L \times D \times t_S = (V_0 - V_D - V_I)/L \times (1 - D) \times t_S$$
 (EQ. 7)

where D is the switching duty cycle defined by the turn-on time over the switching periods. V_{D} is Schottky diode forward voltage that can be neglected for approximation.

Rearranging the terms without accounting for V_D gives the boost ratio and duty cycle respectively as Equations 8 and 9:

$$V_0/V_1 = 1/(1-D)$$
 (EQ. 8)

$$D = (V_O - V_I)/V_O$$
 (EQ. 9)

Input Capacitor

Switching regulators require input capacitors to deliver peak charging current and to reduce the impedance of the input supply. This reduces interaction between the regulator and input supply, thereby improving system stability. The high switching frequency of the loop causes almost all ripple current to flow in the input capacitor, which must be rated accordingly.

A capacitor with low internal series resistance should be chosen to minimize heating effects and improve system efficiency, such as X5R or X7R ceramic capacitors, which offer small size and a lower value of temperature and voltage coefficient compared to other ceramic capacitors.

It is recommended that an input capacitor of at least $10\mu\text{F}$ be used. Ensure the voltage rating of the input capacitor is suitable to handle the full supply range.

Inductor

The selection of the inductor should be based on its maximum and saturation current (I_{SAT}) characteristics, power dissipation (DCR), EMI susceptibility (shielded vs unshielded), and size. Inductor type and value influence many key parameters, including ripple current, current limit, efficiency, transient performance and stability.

The inductor's maximum current capability must be adequate enough to handle the peak current at the worst case condition. Additionally, if an inductor core is chosen with too low a current rating, saturation in the core will cause the effective inductor value to fall, leading to an increase in peak to average current level, poor efficiency and overheating in the core. The series resistance, DCR, within the inductor causes conduction loss and heat dissipation. A shielded inductor is usually more suitable for EMI susceptible applications, such as LED backlighting.

The peak current can be derived from the voltage across the inductor during the Off-period, as expressed in Equation 10:

$$\begin{aligned} \text{IL}_{\text{peak}} &= (\text{V}_{\text{O}} \times \text{I}_{\text{O}}) / (85\% \times \text{V}_{\text{I}}) + 1/2 [\text{V}_{\text{I}} \times (\text{V}_{\text{O}} - \text{V}_{\text{I}}) / (\text{L} \times \text{V}_{\text{O}} \times \text{f}_{\text{SW}}) \\ & \text{(EQ. 10)} \end{aligned}$$

The choice of 85% is just an average term for the efficiency approximation. The first term is the average current, which is inversely proportional to the input voltage. The second term is the inductor current change, which is inversely proportional to L and f_{SW} . As a result, for a given switching.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
11/5/09	FN6998.1	Changed VSC spec from Changed VSC spec from "3.3min, 4.4max" to "3.3min, 4.6max".
10/26/09	FN6998.0	Initial Release

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

intersil


^{*}For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL97678

Package Outline Drawing


L32.5x5B 32 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 11/07




TOP VIEW




BOTTOM VIEW



TYPICAL RECOMMENDED LAND PATTERN



SIDE VIEW



DETAIL "X"

NOTES:

- 1. Dimensions are in millimeters. Dimensions in () for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- Unless otherwise specified, tolerance: Decimal ± 0.05
- Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.