

FSEZ1317A Primary-Side-Regulation PWM with POWER MOSFET Integrated

Features

- Low Standby Power Under 30mW
- High-Voltage Startup
- Fewest External Component Counts
- Constant-Voltage (CV) and Constant-Current (CC) Control without Secondary-Feedback Circuitry
- Green-Mode: Linearly Decreasing PWM Frequency
- Fixed PWM Frequency at 50kHz with Frequency Hopping to Solve EMI Problem
- Cable Compensation in CV Mode
- Peak-Current-Mode Control in CV Mode
- Cycle-by-Cycle Current Limiting
- V_{DD} Over-Voltage Protection with Auto Restart
- V_{DD} Under-Voltage Lockout (UVLO)
- Gate Output Maximum Voltage Clamped at 15V
- Fixed Over-Temperature Protection with Auto Restart
- Available in the 7-Lead SOP Package

Applications

- Battery chargers for cellular phones, cordless phones, PDA, digital cameras, power tools, etc.
- Replaces linear transformers and RCC SMPS

Related Resources


- <u>Evaluation Board: FEBFSEZ1317A_CH310v3</u>
- Fairchild Power Supply WebDesigner Flyback Design & Simulation - In Minutes at No Expense

Description

This third-generation Primary-Side-Regulation (PSR) and highly integrated PWM controller provides several features to enhance the performance of low-power flyback converters. The proprietary topology, TRUECURRENT[®], of FSEZ1317A enables precise CC regulation and simplified circuit design for battery-charger applications. A low-cost, smaller, and lighter charger results, as compared to a conventional design or a linear transformer.

To minimize standby power consumption, the proprietary green mode provides off-time modulation to linearly decrease PWM frequency under light-load conditions. Green mode assists the power supply in meeting power conservation requirements.


By using the FSEZ1317A, a charger can be implemented with few external components and minimized cost. A typical output CV/CC characteristic envelope is shown in Figure 1.






Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FSEZ1317AMY_F116	-40°C to +105°C	7-Lead, Small Outline Package (SOP-7)	Tape & Reel



FSEZ1317A • Rev. 1.0.4

FSEZ1317A — Primary-Side-Regulation PWM with POWER MOSFET Integrated



Pin #	Name	Description
1	CS	Current Sense . This pin connects a current-sense resistor, to detect the MOSFET current for peak-current-mode control in CV mode, and provides the output-current regulation in CC mode.
2	VDD	Power Supply . IC operating current and MOSFET driving current are supplied using this pin. This pin is connected to an external V_{DD} capacitor of typically 10μ F. The threshold voltages for startup and turn-off are 16V and 5V, respectively. The operating current is lower than 5mA.
3	GND	Ground
4	COMR	Cable Compensation . This pin connects a 1μ F capacitor between the COMR and GND pins for compensation voltage drop due to output cable loss in CV mode.
5	VS	Voltage Sense. This pin detects the output voltage information and discharge time based on voltage of auxiliary winding.
7	HV	High Voltage. This pin connects to bulk capacitor for high-voltage startup.
8	DRAIN	Driver Output. Power MOSFET drain. This pin is the high-voltage power MOSFET drain.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		P	Parameter	Min.	Max.	Units
V_{HV}	HV Pin Input Voltage				500	V
V _{VDD}	DC Supply Voltage ^(1,2)	DC Supply Voltage ^(1,2)				V
V _{VS}	VS Pin Input Voltage	-0.3	7.0	V		
V _{CS}	CS Pin Input Voltage	CS Pin Input Voltage				V
V _{COMV}	Voltage Error Amplifie	Voltage Error Amplifier Output Voltage				V
V _{COMI}	Current Error Amplifier	Output	Voltage	-0.3	7.0	V
V _{DS}	Drain-Source Voltage				700	V
ID	Continuous Drain Curr	T ₄	₄ =25°C		1	А
ID	Continuous Drain Cun		₄ =100°C		0.6	А
I _{DM}	Pulsed Drain Current				4	А
E _{AS}	Single Pulse Avalanch	e Energ	у		50	mJ
I _{AR}	Avalanche Current	Avalanche Current			1	Α
PD	Power Dissipation (TA	Power Dissipation (T _A <50°C)				mW
θ _{JA}	Thermal Resistance (lunction-	to-Air)		150	°C/W
Ψ_{JT}	Thermal Resistance (unction-	to-Case)		39	°C/W
TJ	Operating Junction Te	mperatu	re	-40	+150	°C
T _{STG}	Storage Temperature	Range		-55	+150	°C
TL	Lead Temperature (W	Lead Temperature (Wave soldering or IR, 10 seconds)			+260	°C
ESD	Electrostatic Discharge Capability	Human	Body Model, JEDEC-JESD22_A114	50	00	v
LOD	(Except HV Pin)	Charge	harged Device Model, JEDEC-JESD22_C101		2000	

Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.

- 2. All voltage values, except differential voltages, are given with respect to the GND pin.
- 3. ESD ratings including HV pin: HBM=500V, CDM=1250V.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Units
TA	Operating Ambient Temperature	-40	+105	°C

Unless otherwise specified, $V_{\text{DD}}\text{=}15V$ and $T_{\text{A}}\text{=}25^\circ\!\text{C}\,.$

Symbol		Parameter			Тур.	Max.	Units	
V _{DD} Section	1							
V _{OP}	Continuously Oper	ating Voltage				23	V	
V _{DD-ON}	Turn-On Threshold	Voltage		15	16	17	V	
$V_{\text{DD-OFF}}$	Turn-Off Threshold	Voltage		4.5	5.0	5.5	V	
I _{DD-OP}	Operating Current				2.5	5.0	mA	
I _{DD-GREEN}	Green-Mode Opera			0.95	1.45	mA		
V _{DD-OVP}	V _{DD} Over-Voltage-	V _{DD} Over-Voltage-Protection Level (OVP)			24		V	
V _{DD-OVP-HYS}	Hysteresis Voltage		1.5	2.0	2.5	V		
t _{D-VDDOVP}	V _{DD} Over-Voltage-		50	200	300	μs		
HV Startup (Current Source Sec	tion					•	
V _{HV-MIN}	Minimum Startup V	oltage on HV Pin				50	V	
I _{HV}	Supply Current Drawn from HV Pin		V _{DC} =100V		1.5	3.0	mA	
I _{HV-LC}	Leakage Current after Startup		HV=500V, V _{DD} = V _{DD-} _{OFF} +1V		0.96	3.00	μA	
Oscillator Se	ection				•			
£	Fraguanay	Center Frequency		47	50	53		
f _{osc} F	Frequency	Frequency Hopping Range			±3.5		kHz	
f _{OSC-N-MIN}	Minimum Frequence	cy at No-Load			370		Hz	
fosc-cm-min	Minimum Frequence	cy at CCM			13		kHz	
f _{DV}	Frequency Variation	n vs. V _{DD} Deviation	V _{DD} =10~25V,		1	2	%	
f_{DT}	Frequency Variation	n vs. Temperature Deviation	T _A =-40°C to 105°C			15	%	
Voltage-Sen	se Section							
I _{tc}	IC Bias Current				10		μA	
V _{BIAS-COMV}	Adaptive Bias Volta	age Dominated by V_{COMV}	R_{VS} =20k Ω		1.4		V	
Current-Sen	se Section							
t _{PD}	Propagation Delay	to GATE Output			90	200	ns	
t _{MIN-N}	Minimum On Time	at No-Load		590	795	1000	ns	
V _{TH}	Threshold Voltage	for Current Limit			0.8		V	
Voltage-Erro	or-Amplifier Section							
V_{VR}	Reference Voltage			2.475	2.500	2.525	V	
V _N	Green-Mode Starting Voltage on EA_V		f _{OSC} -5kHz		2.2		V	
V_{G}	Green-Mode Endir	g Voltage on EA_V	f _{OSC} =1kHz		0.4		V	
Current-Erro	or-Amplifier Section							
V _{IR}	Reference Voltage			2.475	2.500	2.525	V	
Cable Comp	ensation Section							
V _{COMR}	COMR Pin for Cab	le Compensation			0.85		V	

Unless otherwise specified, $V_{\text{DD}}\text{=}15V$ and $T_{\text{A}}\text{=}25^\circ\!\text{C}\,.$


Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Internal MOS	SFET Section ⁽⁴⁾	4				
DCY _{MAX}	Maximum Duty Cycle		52	65	78	%
BV_{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V	700			V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I_D =250µA, Referenced to T _A =25°C		0.53		V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance	I _D =0.5A, V _{GS} =10V		13	16	Ω
I _S	Maximum Continuous Drain-Source Diode Forward Current				1	А
	Dreiz Course Leologie Current	V _{DS} =700V, T _A =25°C			10	μA
I _{DSS}	Drain-Source Leakage Current	V _{DS} =560V, T _A =100°C			100	μA
t _{D-ON}	Turn-On Delay Time	V _{DS} =350V, I _D =1A,		10	30	ns
t _{D-OFF}	Turn-Off Delay Time	$R_G=25\Omega^{(5)}$		20	50	ns
C _{ISS}	Input Capacitance	V _{GS} =0V, V _{DS} =25V, f _S =1MHz		175	200	pF
C _{oss}	Output Capacitance			23	25	pF
Over-Temper	rature-Protection Section		•			
T _{OTP}	Threshold Temperature for OTP ⁽⁶⁾			+140		°C

Notes:

4. These parameters, although guaranteed, are not 100% tested in production.

5. Pulse test: pulsewidth \leq 300µs, duty cycle \leq 2%.

6. When the Over-temperature protection is activated, the power system enter auto-restart mode and output is disabled.






Figure 10. Reference Voltage (V_{VR}) vs. Temperature






Figure 11. Green Mode Operating Supply Current (IDD-GREEN) vs. Temperature

FSEZ1317A — Primary-Side-Regulation PWM with POWER MOSFET Integrated





0.9

0.8

0.7

0.6

0.5

0.4

HV_LC (mA)











Figure 20. Threshold Voltage for Current Limit (V_{TH}) vs. Temperature






0.3 -40 -30 -15 0 25 50 75 85 100 125 Temperature (⁰C)

Figure 21. Leakage Current after Startup (I_{HV-LC}) vs. Temperature





Functional Description

Figure 24 shows the basic circuit diagram of primaryside regulated flyback converter, with typical waveforms shown in Figure 25. Generally, discontinuous conduction mode (DCM) operation is preferred for primary-side regulation because it allows better output regulation. The operation principles of DCM flyback converter are as follows:

During the MOSFET on time (t_{ON}), input voltage (V_{DL}) is applied across the primary-side inductor (L_m). Then MOSFET current (I_{ds}) increases linearly from zero to the peak value (I_{pk}). During this time, the energy is drawn from the input and stored in the inductor.

When the MOSFET is turned off, the energy stored in the inductor forces the rectifier diode (D) to be turned on. While the diode is conducting, the output voltage (V_o), together with diode forward-voltage drop (V_F), is applied across the secondary-side inductor ($L_m \times N_s^2 / N_p^2$) and the diode current (I_D) decreases linearly from the peak value (I_{pk}×N_p/N_s) to zero. At the end of inductor current discharge time (t_{DIS}), all the energy stored in the inductor has been delivered to the output.

When the diode current reaches zero, the transformer auxiliary winding voltage (V_w) begins to oscillate by the resonance between the primary-side inductor (L_m) and the effective capacitor loaded across the MOSFET.

During the inductor current discharge time, the sum of output voltage and diode forward-voltage drop is reflected to the auxiliary winding side as $(V_O+V_F) \times N_a/N_s$. Since the diode forward-voltage drop decreases as current decreases, the auxiliary winding voltage reflects the output voltage best at the end of diode conduction time where the diode current diminishes to zero. Thus, by sampling the winding voltage at the end of the diode conduction time, the output voltage information can be obtained. The internal error amplifier for output voltage regulation (EA_V) compares the sampled voltage with internal precise reference to generate error voltage (V_{COMV}), which determines the duty cycle of the MOSFET in CV mode.

Meanwhile, the output current can be estimated using the peak drain current and inductor current discharge time because output current is same as the average of the diode current in steady state.

The output current estimator picks up the peak value of the drain current with a peak detection circuit and calculates the output current using the inductor discharge time (t_{DIS}) and switching period (t_s). This output information is compared with internal precise reference to generate error voltage (V_{COMI}), which determines the duty cycle of the MOSFET in CC mode. With Fairchild's innovative technique TRUECURRENT[®], constant current (CC) output can be precisely controlled.

Among the two error voltages, V_{COMV} and V_{COMI} , the smaller one determines the duty cycle. Therefore, during constant voltage regulation mode, V_{COMV} determines the duty cycle while V_{COMI} is saturated to HIGH. During constant current regulation mode, V_{COMI} determines the duty cycle while V_{COMV} is saturated to HIGH.




Figure 24. Simplified PSR Flyback Converter Circuit




Figure 25. Key Waveforms of DCM Flyback Converter

Cable Voltage Drop Compensation

In cellular phone charger applications, the battery is located at the end of cable, which typically causes several percentage of voltage drop on the battery voltage. FSEZ1317A has a built-in cable voltage drop compensation that provides a constant output voltage at the end of the cable over the entire load range in CV mode. As load increases, the voltage drop across the cable is compensated by increasing the reference voltage of the voltage regulation error amplifier.

Operating Current

Operating current as small as 2.5mA results in higher efficiency and reduces the VDD hold-up capacitance requirement. Once enters "deep" Green Mode, the operating current is reduced to 0.95mA, which helps the power supply meet power conservation requirements

Green-Mode Operation

The FSEZ1317A uses voltage regulation error amplifier output (V_{COMV}) as an indicator of the output load and modulates the PWM frequency as shown in Figure 26. The switching frequency decreases as the load decreases. In heavy load conditions, the switching frequency is fixed at 50kHz. Once V_{COMV} decreases below 2.5V, the PWM frequency linearly decreases from 50kHz. When FSEZ1317A enters deep green mode, the PWM frequency is reduced to a minimum frequency of 370Hz, thus gaining power saving to meet international power conservation requirements.





Figure 26. Switching Frequency in Green Mode


Frequency Hopping

EMI reduction is accomplished by frequency hopping, which spreads the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. FSEZ1317A has an internal frequency hopping circuit that changes the switching frequency between 46kHz and 54kHz over the period shown in Figure 27.



High-Voltage Startup

Figure 28 shows the HV-startup circuit for FSEZ1317A applications. The HV pin is connected to the line input or bulk capacitor through a resistor, R_{START} (100k Ω recommended). During startup status, the internal startup circuit is enabled. Meanwhile, line input supplies the current, $I_{STARTUP}$, to charge the hold-up capacitor, C_{DD} , through R_{START} . When the V_{DD} voltage reaches V_{DD-ON} , the internal startup circuit is disabled, blocking $I_{STARTUP}$ from flowing into the HV pin. Once the IC turns on, C_{DD} is the only energy source to supply the IC consumption current before the PWM starts to switch. Thus, C_{DD} must be large enough to prevent V_{DD} from dropping down to V_{DD-OFF} before the power can be delivered from the auxiliary winding.




Under-Voltage Lockout (UVLO)

The turn-on and turn-off thresholds are fixed internally at 16V and 5V, respectively. During startup, the hold-up capacitor must be charged to 16V through the startup resistor to enable the FSEZ1317A. The hold-up capacitor continues to supply V_{DD} until power can be delivered from the auxiliary winding of the main transformer. V_{DD} is not allowed to drop below 5V during this startup process. This UVLO hysteresis window ensures that hold-up capacitor properly supplies V_{DD} during startup.

Protections

The FSEZ1317A has several self-protection functions, such as Over-Voltage Protection (OVP), Over-Temperature Protection (OTP), and pulse-by-pulse current limit. All the protections are implemented as auto-restart mode. Once the abnormal condition occurs, the switching is terminated and the MOSFET remains off, causing V_{DD} to drop. When V_{DD} drops to the V_{DD} turn-off voltage of 5V, internal startup circuit is enabled again and the supply current drawn from the HV pin charges the hold-up capacitor. When V_{DD} reaches the turn-on voltage of 16V, normal operation resumes. In this manner, the auto-restart alternately enables and disables the switching of the MOSFET until the abnormal condition is eliminated (see Figure 29).



V_{DD} Over-Voltage Protection (OVP)

 V_{DD} over-voltage protection prevents damage from overvoltage conditions. If the V_{DD} voltage exceeds 24V at open-loop feedback condition, OVP is triggered and the PWM switching is disabled. The OVP has a debounce time (typically 200µs) to prevent false triggering due to switching noises.

Over-Temperature Protection (OTP)

The built-in temperature-sensing circuit shuts down PWM output if the junction temperature exceeds 140°C.

Pulse-by-pulse Current Limit

When the sensing voltage across the current-sense resistor exceeds the internal threshold of 0.8V, the MOSFET is turned off for the remainder of switching cycle. In normal operation, the pulse-by-pulse current limit is not triggered since the peak current is limited by the control loop.

Leading-Edge Blanking (LEB)

Each time the power MOSFET switches on, a turn-on spike occurs at the sense resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver. As a result conventional RC filtering can be omitted.

Gate Output

The FSEZ1317A output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 15V Zener diode to protect the power MOSFET transistors against undesired over-voltage gate signals.


Built-In Slope Compensation

The sensed voltage across the current-sense resistor is used for current mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillations due to peak-current mode control. The FSEZ1317A has a synchronized, positive-slope ramp built-in at each switching cycle.

Noise Immunity

Noise from the current sense or the control signal can cause significant pulsewidth jitter, particularly in continuous-conduction mode. While slope compensation helps alleviate these problems, further precautions should still be taken. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the FSEZ1317A, and increasing the power MOS gate resistance are advised.

	Fairchild Devices	Input Voltage Range	Output	Output DC cable	
Cell Phone Charger	FSEZ1317AMY_F116	90~265V _{AC}	5V/0.7A (3.5W)	AWG26, 1.8 Mete	
Features					
 High efficiency ((>65.5% at full load) meetii in<30mW at no-load condi		enough margin		
74%	115V _{AC} 60Hz(71.919	6 avg) 50			
72%					
70%	230V _{AC} 50Hz(71.43% avg) 40 \$			
68%		ັ <u>ຍ</u> ອີ 30			
66%		30 minute and the second secon			
64%	.5% : Energy Star V (2009)				
62%					
60%	61.27% : CEC (2008)				
58%		o			
25% Figure 3	50% 75% Load (%) 0. Measured Efficiency	100% 90	120 150 180 Input voltag Figure 31. Stand		
Figure 3	Load (%) 60. Measured Efficiency	Rswr Cswr Np 100kΩ 1nF Np	Input voltag	$\frac{l_0}{\int C_P} \frac{V_0}{\langle R_{PL}}$	
Figure 3	Load (%) 60. Measured Efficiency $1 \text{ ImH} \\ \hline 0000 \\ \hline V_{DL} \\ \hline V_{DL} \\ \hline + 4.7 \text{ JF} \\ \hline + 3.7 \text{ JF} \\ \hline \end{bmatrix}$	$R_{SNT} \leftarrow C_{SNT}$ $100k\Omega \leftarrow 1nF$ $R_{DAMF} \leftarrow 270\Omega \leftarrow D_{SN}$ $1N4007$ D_{DD} $FR103$	Input voltage Figure 31. Stand $1nF 75\Omega$ $C_{SN2} R_{SN2}$ D_R D_R SB240	je (V) dby Power	
Figure 3	Load (%) 60. Measured Efficiency $1mH$ 4007 V_{DL} C_{DL2} C_{DL1} V_{DL} $+$ $4.7\mu F$ $4.7\mu F$	R _{SNT} C _{SNT} Np 100kΩ 1nF Np 270Ω D _{SN} 1N4007	Input voltage Figure 31. Stand $1nF 75\Omega$ $C_{SNZ} R_{SNZ}$ D_R D_R SB240	$\frac{I_0}{C_P} V_0$	




Notes:

- 7. When W4R's winding is reversed winding, it must wind one layer.
- 8. When W2 is winding, it must wind three layers and put one layer of tape after winding the first layer.

No	Tern	ninal	Wire	4	Insulation	Barrie	er Tape
No.	S	F	wire	t _s	t _s	Primary	Seconds
W1	4	5	2UEW 0.23*2	15	2		
				41	1		
W2	3	1	2UEW 0.17*1	39	0		
				37	2		
W3	1		COPPER SHIELD	1.2	3		
W4	7	9	TEX-E 0.55*1	9	3		
			CORE ROUNDING TAPE		3		D

	Pin	Specification	Remark
Primary-Side Inductance	1-3	2.25mH ± 7%	100kHz, 1V
Primary-Side Effective Leakage	1-3	80μH ± 5%	Short One of the Secondary Windings



FAIRCHILD SEMICONDUCTOR TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks. E-PEST PowerTrench[®] The Power Franchise® 2Cool^{TI} AccuPower™ FRFFT® PowerXS^{TI} p, franchise Global Power ResourceSM Programmable Active Droop™ AX-CAP™* QFET BitSiC™ GreenBridge™ TinyBoost™ Green FPS™ QS™ Build it Now™ TinyBuck™ Green FPS™ e-Series™ Quiet Series™ CorePI US™ TinyCalc™ CorePOWER™ Gmax™ RapidConfigure™ TinyLogic® **GTO™**)™ **CROSSVOLT™ TINYOPTO™** IntelliMAX™ CTL™ Saving our world, 1mW/W/kW at a time™ TinyPower™ **ISOPLANAR**TM Current Transfer Logic™ SignalWise™ TinyPWM™ DEUXPEED Making Small Speakers Sound Louder SmartMax™ TinyWire™ Dual Cool™ and Better™ SMART START™ TranSiC™ **EcoSPARK®** MegaBuck™ Solutions for Your Success™ TriFault Detect™ EfficientMax™ MICROCOUPLER™ TRUECURRENT®* SPM MicroFET™ ESBC™ STEALTH** µSerDes™ MicroPak™ μ SuperFET® MicroPak2™ Fairchild® SuperSOT™-3 SerDes Miller Drive™ SuperSOT™-6 UHC Fairchild Semiconductor® MotionMax™ SuperSOT™-8 Ultra FRFET™ FACT Quiet Series™ mWSaver¹¹ SupreMOS[®] FACT UniFET™ OptoHiT™ FAST® SvncFETTM VCX™ **OPTOLOGIC[®]** Sync-Lock™ FastvCore™ VisualMax™ **OPTOPLANAR®** FETBench™ VoltagePlus™ FlashWriter®* XST **FPS™** * Trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

Rev. 162

FSEZ1317A — Primary-Side-Regulation PWM with POWER MOSFET Integrated